inflearn logo

Building an MNIST NPU with FPGA — From RTL to Bit-True Verification

Putting a neural network on an FPGA—the phrase is familiar, but few have actually done it. If you want to stay a step ahead in capstone projects, competitions, or graduation projects, you must be able to go beyond just training a model and actually build and prove how those computations run inside a real chip. This course bridges that exact gap between theory and physical hardware. You will complete a neural network accelerator (NPU) for MNIST digit recognition from start to finish—from reading specifications to Python golden models, Verilog RTL design, and FPGA verification. From Conv layers made with line buffers and parallel MACs, through ReLU, MaxPool, and Flatten, to fully connected layers and Argmax—you will integrate nine blocks into a single chip and prove for yourself that "the Python reference and the hardware output do not differ by even a single bit (Bit-True)." I have even included how to overcome those frustrating moments when the simulation runs fine but the results are subtly different. I will guide you through practical know-how that general deep learning textbooks don't cover, such as integer quantization, array axis reordering, and accumulator overflow prevention. I have distilled the trial and error I experienced over years of RISC-V CPU design and FPGA Bit-True verification into this course so that you don't have to repeat them. By the end of the class, you will have a completed hardware project that allows you to say, "I designed and verified it myself."

8 learners are taking this course

Level Intermediate

Course period Unlimited

Artificial Neural Network
Artificial Neural Network
Computer Vision(CV)
Computer Vision(CV)
Verilog HDL
Verilog HDL
FPGA
FPGA
verification
verification
Artificial Neural Network
Artificial Neural Network
Computer Vision(CV)
Computer Vision(CV)
Verilog HDL
Verilog HDL
FPGA
FPGA
verification
verification

What you will gain after the course

  • A complete Neural Processing Unit (NPU) project, from specification to RTL and verification, suitable for submission to capstone projects, competitions, and graduation projects.

  • The entire process of first fixing hardware constraints, training the neural network accordingly, quantizing the weights into integers, and porting them to hardware — the experience of building everything yourself from the training stage, rather than just using weights created by others.

  • Bit-True verification capability to directly prove that the Python reference and hardware output do not differ by even a single bit — the skill to turn "it seems to work" into "proven to be an exact match"

  • Design capability to directly implement Conv, ReLU, MaxPool, Flatten, Fully Connected, and Argmax in Verilog RTL (including line buffers, parallel MACs, and accumulators)

  • Know-how for handling practical pitfalls such as axis order conversion, scale adjustment, and accumulator overflow prevention encountered when converting trained floating-point weights to integers.

  • System integration experience in integrating and verifying individual blocks into a single chip.

  • The first step of NPU ISA design to expand fixed accelerators into instruction-based processors

Building neural networks as chips, not software.

From specification to RTL and verification, design an MNIST recognition NPU yourself and prove it down to a single bit.


Have you ever had these concerns?

You've trained models, but no one teaches you how to actually deploy them onto an FPGA. You've worked with Verilog, but you've never completed an entire neural network as a single accelerator. You've chosen "AI Hardware" as your capstone or graduation project topic, but you're at a loss as to where to begin. You converted floating-point weights to integers, and while the simulation runs, the results are strange. You've confirmed that "it seems to work," but you don't know how to prove it's actually correct.


The answer this course provides

This course builds a Neural Processing Unit (NPU) for MNIST digit recognition from scratch, covering everything from reading specifications to Python golden models, hardware-constrained training and integer quantization, Verilog RTL design, and FPGA bit-true verification without skipping a single step.

By the end of the course, you will have a completed hardware project in your hands that can be submitted as-is for capstone projects, competitions, and graduation projects. And you will be able to say, "I trained it, designed it, and verified it myself, down to the very last bit."


The cheat code unique to this course

First, hardware comes first, followed by training. Instead of using weights created by others, you first fix hardware constraints such as bit width and operation order, and then train the neural network yourself to fit those constraints. The Python model becomes the bit-level blueprint for the RTL.

Second, we change "it seems to work" to "it matches exactly." We put Bit-True verification, which proves that the Python integer golden model and the RTL output do not differ by even a single bit, at the forefront. We convey the pitfalls of practical work, including why it is easy to be deceived if only the classes match and why large-scale verification is necessary.

Third, we move from accelerators to processors. It doesn't stop at a single example; we open the path for you to expand a fixed accelerator into an instruction-controlled processor (NPU ISA).


Curriculum at a glance (7 sections · 10 lectures · 7 hours 7 minutes)

Section 1. The Language of Design — How to Read MNIST NPU Specifications
Section 2. Python — Hardware Reference (Golden Model), Training, and Integer Quantization
Section 3. Feature Extraction Circuits — Line Buffers and 4-Channel Parallel MAC
Section 4. Transformation and Decision Circuits — ReLU, MaxPool, Flatten, Fully Connected, and Argmax
Section 5. Integration and Verification — Nine Blocks into One Chip, Proving with Bit-True
Section 6. Expansion — NPU ISA and Mini Compiler
Section 7. Setting Up the Practice Environment — Must Check Before Simulation


Recommended for

This course is recommended for undergraduate students preparing capstone or graduation projects on AI hardware, competition participants in need of standout results, working engineers at design firms looking to expand their expertise into NPUs and AI accelerators, self-motivated hardware engineers seeking the experience of building and verifying that theory books alone cannot provide, and prospective graduate students aiming for a career in NPU design.


Prerequisites

Basic knowledge of Verilog HDL and digital logic design is sufficient. For Python, being able to read and run code is enough, and you don't need to know deep learning theory — neural network operations are explained from scratch from a hardware perspective. Even if you are new to FPGA tools, Section 7 provides guidance on setting up the environment.

Recommended for
these people

Who is this course right for?

  • Professional hardware engineers currently working at semiconductor or design firms who want to expand their capabilities into AI accelerator and NPU design — those who are familiar with RTL design but need experience in completing and verifying a neural network as a full accelerator.

  • Self-development-oriented engineers who want to steadily improve their skills even amidst busy work — those who want practical projects that go beyond theory books, where they build and prove results with Bit-True.

  • Undergraduate students majoring in electronics, electrical engineering, or semiconductors who have chosen "AI Hardware" as their capstone or graduation project topic, but feel lost on how to convert neural networks to RTL and implement them on an FPGA.

  • Participants in competitions who need results that stand out — those who want to showcase an "NPU designed personally and proven with Bit-True" rather than just model training.

  • Prospective graduate students aiming for a career in NPU/AI accelerator design who need implementation and verification experience rather than just theory.

Need to know before starting?

  • This course is intended for those who have a basic understanding of Verilog HDL and digital logic design.

  • Basic Python syntax is sufficient as long as you can read and execute the golden model code.

  • Experience with FPGA simulation tools is a plus.

Hello
This is EdgeChipLab

Career Verified

Directly design and implement AI semiconductors using FPGA

As a current university professor, I have incorporated 30 years of experience in the system semiconductor industry along with AI semiconductor research and education know-how.

This is a practical curriculum directly designed and verified on FPGA by a professor who currently teaches semiconductor engineering, following a career that began as a system semiconductor researcher at Samsung Electronics DS Division and included roles as Director of the UK and German subsidiaries, as well as Head of the System LSI Marketing and Sales Group.

This is not just a course for learning how to use FPGAs.
It aims for a process of understanding AI algorithms → designing NPUs and CPUs directly with RTL → implementing them on FPGAs → verifying them on actual hardware → and ultimately expanding to AI SoCs..

AI Algorithm → RTL Design → FPGA Implementation → Bit-True Verification → AI SoC

 

Beyond theory, toward actual AI hardware implementation

It is difficult to reach a system-level AI semiconductor design capability with only scattered, fragmentary knowledge.

Students will not stop at simply using pre-made black-box IPs. The goal is to step-by-step build system design capabilities to directly design AI NPUs and RISC-V CPUs, integrate memory and peripherals, and ultimately construct their own AI SoC.

Starting from the basics of transistors and digital circuits, it connects through FPGA, CPU, and NPU all the way to Transformer and LLM acceleration hardware.

 

Verify research results with actual FPGA hardware.

This is not a lecture just for watching. We don't stop at theory or simple simulations; you will operate the AI semiconductor circuits you designed yourself on an actual FPGA and perform Bit-True verification, ensuring the Python model and RTL results match down to a single bit.

The instructor's research results, including four KCI-indexed papers related to AI semiconductors, FPGAs, and RISC-V, are also linked to the educational content, bridging research-proven technologies to actual design and FPGA implementation.

We are releasing the source code necessary for practice, including our self-developed RISC-V CPU, Python code for image training, and Verilog RTL.

It is structured around the entry-level Arty S7-25 FPGA board and the free Vivado design tool, allowing learners to reproduce the entire process of designing, implementing, and verifying for themselves.

 

Seamless Full-Stack Roadmap: From Basics to mini LLM Accelerator

Every lecture is not just an isolated fragment, but a journey toward completing one massive system.

  • Step 1: AI Theory and Image Processing Basics (Including Machine Learning)

  • Step 2: AI Accelerator (NPU) Design and Verification (Including Machine Learning)

  • Step 3: RISC-V CPU Design and System Integration

  • Step 4: Advanced AI SoC Implementation and Expansion to mini LLM Acceleration Platform (Continuous Content Updates)

     

 

Objective Verification Metrics

All design outcomes of this course have undergone rigorous verification by global standards and academia.

  • RISC-V Architecture Verification: Self-developed RISC-V CPU, passed the official International Foundation Compliance Test (ACT), and source code released (GitHub)

  • Academic Authority: 4 papers as a sole author (IJIBC, a KCI Grade A-rated prestigious academic journal)

  • Global Recognition: Published 2 global Amazon technical books (Reached #3 Bestseller)

  • Actual operation verification completed: Core IPs including RV32I CPU, NPU, vision systems, GPS, Transformer, and AURA-Edge SoC operate perfectly in the Arty S7 environment

Take the challenge. By the time you finish this process of uploading code to the board yourself and verifying the results, you will have leveled up into a hardware engineer with a completely different perspective than before.

More

Curriculum

All

10 lectures ∙ (4hr 39min)

Published: 
Last updated: 

Reviews

Not enough reviews.
Please write a valuable review that helps everyone!

EdgeChipLab's other courses

Check out other courses by the instructor!

Similar courses

Explore other courses in the same field!

25% off for new members

$153.50

25%

$203.50