I have 30 years of experience in the semiconductor industry (Samsung Electronics) and am currently a university professor.
I served as a system semiconductor researcher in the Samsung Electronics DS division, Director of the UK and Germany subsidiaries, and Head of the System LSI Marketing and Sales Group; I am currently teaching next-generation semiconductor design at a university.
From transistors to CPU, NPU, and AI SoC, I teach the process of making self-designed circuits operate on actual FPGAs. In particular, these lectures are not a collection of fragmented knowledge from the internet; they are the results of the instructor's own academic research and proven designs implemented on real FPGA hardware and verified as Bit-True. All source code, including the self-developed RISC-V CPU, is released on GitHub, allowing anyone to personally reproduce and verify the results using only an entry-level FPGA (Arty S7-25) and free tools (Vivado).
All lectures are connected through a single curriculum. Starting with AI theory, it progresses to image processing and AI accelerator (NPU) design and verification. It will further expand into advanced and professional courses covering RISC-V CPU, advanced NPU, AI SoC, and mini LLM. (Content is continuously updated.)
[Verifiable History]
- Self-developed RISC-V CPU — Passed the RISC-V International Foundation's official Architectural Compliance Test (ACT), source code released
- 4 single-author academic papers (published in IJIBC, a renowned KCI-indexed journal)
- Two books published on Amazon (Ranked #3 Bestseller, including AI NPU System Design with Python and Verilog)
- Verified operation of RV32I CPU, NPU, Vision, and AURA-Edge SoC on Arty S7
YouTube @EdgeChipLab · GitHub github.com/estlit