설계독학맛비's 실전 Verilog HDL Season 1 (Clock부터 Internal Memory까지)
설계독학맛비
현업자와 함께 Verilog HDL을 이용하여 비메모리 반도체 설계의 기본 지식과 경험을 쌓아봅시다.
초급
Verilog HDL, FPGA, 임베디드
Let's build AMBA AXI4 design and VIP verification experience, foundational to SoC Bus, through self-study of design with Verilog HDL!
Practical AMBA AXI Design Experience for Semiconductor Design Engineers
AXI4-Lite, AXI4-Stream, AXI4 Theory and Practice
Insight to understand the entire system
Real-world Verilog HDL taught by a non-memory design engineer:
Complete mastery of AMBA AXI4!
Hello! This is Matbi from Design Self-Study.
This lecture, continuing from Season 1, covers AMBA(Advanced Microcontroller Bus Architecture), which design/verification/system architects must know.
✅
I have included know-how gained from direct experience while working on AMBA-related designs in the field.
✅
The practice code we'll be providing to you students exceeds 10,000 lines.
✅
We promise a lecture quality unique to Design Self-Study that no one else can imitate.
This course targets the knowledge level of 4-8 years of experience in non-memory design.
I highly recommend this course for the following people.
Don't learn half-heartedly!
We deliver the know-how of industry professionals as is.
I am a working professional in design. I created this course after personally designing everything myself. This is different from courses that only cover superficial knowledge with pretentious know-it-all attitudes.
Don't learn half-heartedly. We will definitely deliver the knowledge you truly need for real design engineering practice.
Because every minute and second of your time is precious,
all classes are directly edited by Seolgyedokhak.
Does the video runtime feel shorter compared to other courses? We don't include unnecessary time in our lectures such as tool runtime, break time during explanations, or awkward jokes.
You can learn with a much more substantial and comprehensive pace compared to other courses when mastering all the theory and practical code I provide.
Korea is a powerhouse in memory semiconductors. It is not a powerhouse in non-memory semiconductors. Therefore, the government and companies are making significant investments, and there are several design companies as well. Try searching for the "Verilog HDL" keyword on job sites. Many companies around the world are looking for semiconductor design engineers. Is there a company you want to work for? Search for that company's salary.
Non-memory design related companies correspond to the top 1% of average salaries among domestic companies. It's a profession where you need to study as much as you earn, and it's not an easy path, but it's work with solid prospects waiting ahead.
Thank you sincerely for reading this far.
I am confident that you will all become excellent design engineers.
The choice is yours.
I look forward to meeting you all in the field.
Thank you. From Matbi.
Who is this course right for?
Matbi Verilog HDL Season 1 Completers
Individuals with 1-2+ years of professional knowledge.
HW design professionals, or Master's/Ph.D. knowledge holders.
Need to know before starting?
C language
Verilog HDL
Design interest and effort
4,050
Learners
310
Reviews
1,271
Answers
5.0
Rating
5
Courses
현) Global Top5 Fabless기업에서 HW IP 설계하고 있습니다.
세상에 없던 그리고 여러분들의 현업 생활에 도움이 되는, "진짜 반도체 설계 실무 강의"를 만들고 있습니다.
설계독학과 함께할 수 있는 링크입니다. 함께 즐공하고 성장해요!
All
30 lectures ∙ (12hr 39min)
Course Materials:
All
44 reviews
4.9
44 reviews
Reviews 1
∙
Average Rating 5.0
Edited
5
이론편의 경우는 amba spec이나 Xilinx Reference manual을 보면 알 수 있는 내용들이지만, 실질적으로 구현할 때는 참고할 만한 구현체와, 모르는 기능의(특히 protoinst나 VIP활용 부분에서) 유무가 많이 차이나는데, 실질적인 도움이 많이 되었습니다.
hjKim님, 정성스러운 수강평 남겨주셔서 감사합니다. 말씀해주신 것처럼 레퍼런스 매뉴얼만으로는 체감하기 어려운 부분들이 있는데, 실습과 함께 구현체를 접하시면서 도움이 되셨다니 저도 기쁩니다. 특히 protoinst와 VIP 활용 같은 세부 기능까지 와닿으셨다니 보람을 느낍니다. 배운 내용을 실제 프로젝트에도 잘 연결해 보시길 응원합니다!
Limited time deal ends in 7 days
$288,750.00
25%
$297.00
Check out other courses by the instructor!
Explore other courses in the same field!