inflearn logo
๊ฐ•์˜

Course

Instructor
inflearn logo
Hardware

/

Semiconductor

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

It's time to put your design skills to the test. The most important language in semiconductor circuit design is Verilog. Self-diagnose your Verilog proficiency by solving actual problems that have appeared in circuit design interviews both domestically and abroad. Verilog coding tests are no longer an optionโ€”they are a necessity. Don't miss out on practical tips from ETA, who started at a regional university and successfully landed a job at a foreign semiconductor company.

(4.9) 13 reviews

95 learners

Level Basic

Course period Unlimited

Verilog HDL
Verilog HDL
system-verilog
system-verilog
Verilog HDL
Verilog HDL
system-verilog
system-verilog

Reviews from Early Learners

4.9

5.0

๊น€์ง„์šฑ

30% enrolled

This is a great lecture. Thank you.

5.0

achieve12345

52% enrolled

I'm enjoying the content. Will there also be a review lecture?

5.0

ํ•ญ์ƒ ๊ฐ์‚ฌํ•˜๋ฉด ์‚ด๊ธฐ

93% enrolled

Hello ETA, I am leaving this review after completing all the lectures. I am currently a third-year professional working in an SoC Integration Team. We usually receive IPs and focus on system-level considerations. Accordingly, I have been using RTL mainly when configuring Sub-Systems or Block-Sims. Since it had been a long time since I last did RTL design, I had a thirst for it. By solving one problem every day upon arriving at work through this course, I've suddenly finished the entire curriculum. Looking at the Design Self-Study website (Discord), I understand that Season 2 will be released at the end of June. I will see you in that course. Have a great day. ++ As a side note, I found the Interrupt Controller problem to be the most difficult and helpful. (I was conceptually familiar with GIC, but designing it in actual RTL is definitely a different matter.)

What you will gain after the course

  • Interview preparation using past interview questions from Google, Apple, Qualcomm, etc.

  • Verilog design know-how applicable immediately in practice

Practical Verilog learned
properly from an 11-year design engineer

Do you really need to prepare for Verilog coding tests?

Coding tests are used more frequently than you might think when hiring for digital design positions. For startups or foreign companies focused on design, Verilog design tests are almost essential. Even if there is no formal test, design understanding and logical coding skills are verified through oral interviews. Therefore, if you are preparing for a career in design, the process of 'solving Verilog design problems yourself' becomes a crucial experience.

verilog3

Therefore, this course is designed as a practical lecture where you can build your design skills by directly implementing problems encountered in coding tests and real-world practice. We hope you master Verilog through these test problems, which are meticulously designed across four stages.

โœ… It is based on actual problems asked in circuit design interviews both domestically and internationally.

โœ… Learn Verilog syntax through practice-oriented exercises and internalize concepts by designing them yourself.

โœ… An 11-year veteran engineer delivers design experience accumulated in the field, integrated at the code level.

โœ… It satisfies the needs of everyone, from university students and job seekers to new/junior engineers and experienced professionals looking to change careers.

Why choose ETA's lecture?

ETA, a crew member of Matbi's Design Self-Study, is an 11-year veteran semiconductor design engineer who possesses a deeper understanding of Verilog practical work than anyone else.

  • Led two mass-production projects at a small-to-medium-sized fabless company, gaining experience in the entire front-end design process.

  • 3 years of Verilog design and debugging experience at a rare domestic hardware IP design specialist firm.

  • Currently working as a practical designer for 3 years at a Global Top 5 fabless multinational corporation.

ETA_profile

This is a course guaranteed by Top Knowledge Sharer, Matbi.

Hello, I am Matbi, the self-taught design expert. To deliver "real design" in semiconductors and practical career insights, I have formed a knowledge-sharing crew with semiconductor industry experts.

As the first lecture from our crew member, Matbiโ€”who has years of teaching experienceโ€”personally reviewed and refined everything from the structure and explanations to the practice code, and even edited all the videos himself to ensure the highest quality educational content.

A learning flow to build real design experience,
going beyond just preparing for coding tests

From problem introduction to solution, and design verification using Waveform and Schematic used in practice.
This is a learning flow that reflects the actual design process.

แ„†แ…ฎแ†ซแ„Œแ…ฆแ„‰แ…ฉแ„€แ…ข

Problem Introduction

We provide example problems organized into four levels.

3

Student Practice Time

Students solve the problems within the time limit, just like in a real-world scenario. (Please pause the countdown video and try solving them.)

4

Model Answer Solution

Explaining core concepts and implementation strategies while solving problems from a designer's perspective.

5

Waveform

Check the operation through simulation results and verify whether it aligns with the design intent.

6

Schematic

By checking the circuit structure, you will visually understand how the code is implemented into actual hardware.

It is densely structured into
four levels.

roadmap_v2

Season 1 Curriculum Structure

  • 00. Environment Setup
    Installing Vivado, configuring the simulation environment, and learning how to use the tools

  • Level 0: Basic Design Problem Solving
    Gates, Karnaugh maps, vector/scalar, conditional statements, modules, flip-flops, counters, FSM, testbench writing, etc.

  • Level 1: Practical Design Expansion Problem Solving
    Parity, Mux, Adder, ALU, Bin2Gray, Interrupt Control, Pipeline, Parameterization, etc.
    Implement and verify actual circuit design problems using Verilog.

  • Final Summary
    Core concept summary for Lv0 and Lv1, review of incorrect code, and summary for interview preparation provided

Recommended for the following people

1โƒฃ Majoring students or job seekers preparing for circuit design coding tests
2โƒฃ Graduate students who want to systematically learn RTL design through practice-oriented methods
3โƒฃ Entry-level/Junior engineers who want to strengthen their Verilog skills to a professional level
4โƒฃ Designers who want to expand their knowledge to System-Verilog or testbenches

After taking this course,

  • You will be able to write the core syntax and structures of Verilog HDL on your own.

  • You will be able to implement design problems frequently asked in interviews within the time limit.

  • You will gain the confidence to perform hardware operation and verification yourself.

  • You will be able to fully equip yourself with the skills required for the next step, the advanced course (Season 2). (Scheduled to open early next year)

See you in the industry ๐Ÿ‘‹

Design Self-Study exists for "people who learn digital design on their own and grow." If you felt that Verilog was difficult, please start with this course. We are designers who have proven ourselves through our skills, and you can grow that way too. Thank you for reading this far.

I look forward to seeing you all again in the industry.

ETA & Matbi Dream.

๐ŸŽ We are giving out discount coupons to members of the Design Self-Study Community! ๐Ÿฅฐ

Join the Design Self-Study community and receive a discount coupon! Join Link (Click)

Recommended for
these people

Who is this course right for?

  • Those who are targeting foreign circuit design companies

  • Those who want to know their current skill level

Need to know before starting?

  • Verilog

  • Semiconductor circuit design knowledge

Hello
This is semisgdh

Inflearn Verified

4,351

Learners

379

Reviews

1,316

Answers

5.0

Rating

5

Courses

Hello. I am Matbi from Design Self-Study.

Current) I am designing HW IPs at a Global Top5 Fabless company.

I am creating "real-world semiconductor design lectures" that have never existed before and will be helpful in your professional career.

Design Self-Study Roadmap and improve your skills together.

I am running the Design Self-Study Community to communicate with all of you.

(Join the community and receive a 15% discount coupon.)

Let's enjoy studying and grow together!

More

Co-instructor

Curriculum

All

46 lectures โˆ™ (9hr 20min)

Course Materials:

Lecture resources
Published: 
Last updated: 

Reviews

All

13 reviews

4.9

13 reviews

  • jinzhen72284๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    jinzhen72284

    Reviews 4

    โˆ™

    Average Rating 5.0

    5

    30% enrolled

    This is a great lecture. Thank you.

    • semisgdh
      Instructor

      Hello Jinwook Kim, thank you for leaving a review. I'm so glad to hear that you are satisfied with the course. I hope you keep up the great work and successfully complete the remaining lectures step by step. Happy learning!

  • stephanus732880๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    stephanus732880

    Reviews 5

    โˆ™

    Average Rating 5.0

    5

    30% enrolled

    Thank you for the great lecture.

    • eta5583
      Instructor

      Thank you so much for the great review, step. It is truly rewarding to hear that designing and verifying things yourself helped you develop your "design sense." If you have any questions during the course or any additional topics you'd like me to cover, please feel free to leave a comment anytime. I hope this becomes a journey of growing together!

  • alswnsworkout6072๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    alswnsworkout6072

    Reviews 2

    โˆ™

    Average Rating 5.0

    5

    93% enrolled

    Hello ETA, I am leaving this review after completing all the lectures. I am currently a third-year professional working in an SoC Integration Team. We usually receive IPs and focus on system-level considerations. Accordingly, I have been using RTL mainly when configuring Sub-Systems or Block-Sims. Since it had been a long time since I last did RTL design, I had a thirst for it. By solving one problem every day upon arriving at work through this course, I've suddenly finished the entire curriculum. Looking at the Design Self-Study website (Discord), I understand that Season 2 will be released at the end of June. I will see you in that course. Have a great day. ++ As a side note, I found the Interrupt Controller problem to be the most difficult and helpful. (I was conceptually familiar with GIC, but designing it in actual RTL is definitely a different matter.)

    • eta5583
      Instructor

      Hello, "Live with Gratitude." ๐Ÿ˜Š Thank you so much for leaving such a precious review of the course. It is truly impressive that you are continuing your studies while working in SoC Integration in the field! I could really feel how hard you've been working through your questions. (I've had similar experiences myself, so it brought back memories of those times.) If the interrupt controller was helpful, I believe you will find many useful topics in the Season 2 problems as well. I look forward to seeing you again in Season 2, and I hope you never lose your passion for design. Thank you!

  • akflffltls8001๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    akflffltls8001

    Reviews 4

    โˆ™

    Average Rating 4.8

    5

    33% enrolled

    This is a lecture that helps enhance your skills. There is a basic grammar site on another platform; wouldn't it be good to use it alongside this one?

    • semisgdh
      Instructor

      Hello miro11, thank you for the wonderful review calling this a "skill-boosting lecture!" You're absolutely right. Since this course focuses on practical workflows and coding test preparation, you'll see a great synergy if you use it alongside basic syntax sites (like HDLBits). If you build a solid foundation with syntax and then add the "meat" of practical design sense through my lectures, you'll be able to grow much faster. That's an excellent learning strategy! I will continue to actively support your journey. Happy studying!

  • achieve123455556๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    achieve123455556

    Reviews 5

    โˆ™

    Average Rating 4.0

    5

    52% enrolled

    I'm enjoying the content. Will there also be a review lecture?

    • eta5583
      Instructor

      Thank you! achieve12345, you're already halfway there! The Season 2 lectures are scheduled to be released this summer vacation season! It will be very helpful if you continue with them after completing Season 1! Keep it up until the end!

semisgdh's other courses

Check out other courses by the instructor!

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+

With Seolgye Dokhak Matbi! Let's build fundamental knowledge of FPGA and gain experience in HW accelerator design.

Intermediate

Intermediate

FPGA, Embedded

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+
Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

$191.40

Basic / Verilog HDL, FPGA, Embedded

5.0

(175)

1,700+
Update
Update

Let's gain basic knowledge and experience in non-memory semiconductor design using Verilog HDL with industry professionals.

Basic

Basic

Verilog HDL, FPGA, Embedded

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

$191.40

Basic / Verilog HDL, FPGA, Embedded

5.0

(175)

1,700+
Update
Update
Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+

Let's gain experience in designing AMBA AXI4, the foundation of SoC Bus, and VIP verification using Verilog HDL with Design Self-Study!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+
Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(44)

700+

Study the basics of AI hardware with Matbi. As a non-memory design expert, it contains essential knowledge for designing good AI HW.

Intermediate

Intermediate

Verilog HDL, FPGA, CNN

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(44)

700+

Similar courses

Explore other courses in the same field!

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+

Let's gain experience in designing AMBA AXI4, the foundation of SoC Bus, and VIP verification using Verilog HDL with Design Self-Study!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+
Digital and Analog Design and Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design and Practical Projects for Circuit Design Beginners

samcoach

$77.00

Basic / Verilog HDL, FPGA, amp, circuit

4.9

(51)

300+
Update
Update

Digital/Analog circuit design basics and practical applications shared by a current Samsung Electronics employee! Get everything from a circuit design glossary and tips on choosing a specific sub-role to strategies for job interviews!

Basic

Basic

Verilog HDL, FPGA, amp

Digital and Analog Design and Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design and Practical Projects for Circuit Design Beginners

samcoach

$77.00

Basic / Verilog HDL, FPGA, amp, circuit

4.9

(51)

300+
Update
Update
Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission
Mission

UART is the most basic and widely utilized serial communication method, making it a very suitable learning topic for beginners new to FPGA design. In this course, we will thoroughly understand the communication principles and frame structure of UART, and based on this, we will proceed with directly implementing transmit/receive logic through RTL (Register Transfer Level) design. By implementing UART on an FPGA, you can systematically develop your digital circuit design skills and gain experience verifying its operation at the actual hardware level through simulation and verification. Furthermore, by learning the method utilizing the MicroBlaze soft processor and Xilinx UART IP, you will gain a broad understanding of processor-based system design flow and interface configuration. This will enable you to acquire comprehensive development capabilities encompassing both logic design and processor design.

Basic

Basic

FPGA, system-verilog, uart

Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission
Mission
Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

In this course, students will learn how to implement Verilog using the Zynq board.

Basic

Basic

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

This lecture implements a DDR Memory Arbiter.

Basic

Basic

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(3)

This lecture implements DDR Memory Arbiter.

Basic

Basic

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(3)

25% off for new members

$162.30

25%

$212.30