๊ฐ•์˜

N
์ฑŒ๋ฆฐ์ง€

๋ฉ˜ํ† ๋ง

N
ํด๋ฆฝ

์ปค๋ฎค๋‹ˆํ‹ฐ

Hardware

/

Semiconductor

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

It's time to put your design skills to the test. The most important language in semiconductor circuit design is Verilog. Self-diagnose your Verilog proficiency by solving actual problems that have appeared in circuit design interviews both domestically and abroad. Verilog coding tests are no longer an optionโ€”they are a necessity. Don't miss out on practical tips from ETA, who started at a regional university and successfully landed a job at a foreign semiconductor company.

(4.9) 12 reviews

87 learners

Level Basic

Course period Unlimited

Verilog HDL
Verilog HDL
system-verilog
system-verilog
Verilog HDL
Verilog HDL
system-verilog
system-verilog

Reviews from Early Learners

Reviews from Early Learners

4.9

5.0

achieve12345

52% enrolled

I'm enjoying the content. Will there also be a review lecture?

5.0

ํ•ญ์ƒ ๊ฐ์‚ฌํ•˜๋ฉด ์‚ด๊ธฐ

93% enrolled

Hello ETA, I am leaving this review after completing all the lectures. I am currently a third-year professional working in an SoC Integration Team. We usually receive IPs and focus on system-level considerations. Accordingly, I have been using RTL mainly when configuring Sub-Systems or Block-Sims. Since it had been a long time since I last did RTL design, I had a thirst for it. By solving one problem every day upon arriving at work through this course, I've suddenly finished the entire curriculum. Looking at the Design Self-Study website (Discord), I understand that Season 2 will be released at the end of June. I will see you in that course. Have a great day. ++ As a side note, I found the Interrupt Controller problem to be the most difficult and helpful. (I was conceptually familiar with GIC, but designing it in actual RTL is definitely a different matter.)

5.0

step

30% enrolled

Thank you for the great lecture.

What you will gain after the course

  • Interview preparation using past interview questions from Google, Apple, Qualcomm, etc.

  • Verilog design know-how applicable immediately in practice

Practical Verilog learned properly
from a design engineer with 11 years of experience

Is it necessary to prepare for Verilog coding tests?

When hiring for digital design roles, coding tests are used more frequently than you might think. For design-focused startups or foreign companies, Verilog design tests are almost mandatory. Even if there is no formal test, your design understanding and logical coding skills will be verified through technical interviews. Therefore, if you are preparing for a career in design, the experience of 'solving Verilog design problems yourself' is a crucial step.

verilog3

Therefore, this course is designed as a practical lecture to build design skills by directly implementing problems encountered in coding tests and real-world tasks. We hope you master Verilog with our practical course featuring test problems meticulously designed across four stages.

โœ… It is based on actual questions asked in circuit design interviews both domestically and internationally.

โœ… Master Verilog syntax through practice-oriented learning and internalize concepts by designing them yourself.

โœ… We deliver the design experience accumulated in the field by an 11-year veteran engineer, integrated at the code level.

โœ… It satisfies the needs of everyone, from university students and job seekers to new/junior engineers and experienced professionals looking to change careers.

Why choose ETA's lectures?

ETA, a crew member of Matbi's Design Self-Study, is an 11-year semiconductor design engineer with a deeper understanding of Verilog practice than anyone else.

  • Led two mass-production projects at a small-to-medium-sized fabless company, gaining experience in the entire front-end design process.

  • 3 years of Verilog design and debugging experience at a rare domestic hardware IP design specialist firm.

  • Currently working as a practical designer for 3 years at a Global Top 5 fabless multinational corporation.

ETA_profile

This is a lecture guaranteed by the top knowledge sharer, Matbi.

Hello, I am Matbi, the self-taught design expert. I have formed a knowledge-sharing crew with semiconductor industry experts to deliver "real-world design" and practice-based career insights.

This is the first lecture by a crew member, and Matbi, who has years of teaching experience, personally reviewed and refined everything from the structure and explanations to the practice code. Furthermore, Matbi edited all the videos to ensure the highest quality educational content.

Beyond just preparing for coding tests,
a learning flow to build real design experience

From problem introduction to solution, and design verification using Waveform and Schematic used in practice.
This is a learning flow that reflects the actual design process.

แ„†แ…ฎแ†ซแ„Œแ…ฆแ„‰แ…ฉแ„€แ…ข

Problem Introduction

We provide example problems organized into four levels.

3

Student Practice Time

Students solve the problems within a time limit, just like in a real exam. (Please pause the countdown video and solve them.)

4

Model Answer Solution

Explaining core concepts and implementation strategies while solving problems from a designer's perspective.

5

Waveform

Check the operation through the simulation results and verify whether it aligns with the design intent.

6

Schematic

By checking the circuit structure, you will visually understand how the code is implemented into actual hardware.

It is tightly structured
into four levels.

roadmap_v2

Season 1 Curriculum Structure

  • 00. Environment Setup
    Installing Vivado, configuring the simulation environment, and learning how to use the tools

  • Level 0: Basic Design Problem Solving
    Gates, Karnaugh maps, vector/scalar, conditional statements, modules, flip-flops, counters, FSM, testbench writing, etc.

  • Level 1: Solving Practical Design Extension Problems
    Implement and verify real-world circuit design problems such as Parity, Mux, Adder, ALU, Bin2Gray, Interrupt Control, Pipeline, and parameterization using Verilog.

  • Final Summary
    Core concept summaries for Lv0 and Lv1, reviews of incorrect code, and summaries for interview preparation provided

Recommended for these people

1โƒฃ Students and job seekers preparing for circuit design coding tests
2โƒฃ Graduate students who want to learn RTL design systematically through hands-on practice
3โƒฃ Entry-level/junior engineers who want to strengthen their Verilog skills to a professional level
4โƒฃ Designers who want to expand their expertise into System-Verilog or testbenches

After taking this course,

  • You will be able to write the core syntax and structures of Verilog HDL on your own.

  • You will be able to implement design problems frequently asked in interviews within the time limit.

  • You will gain the confidence to perform hardware operation and verification yourself.

  • You will be able to fully equip yourself with the skills required for the next step, the advanced course (Season 2). (Scheduled to open early next year)

See you in the field ๐Ÿ‘‹

Design Self-Study exists for "those who learn and grow in digital design on their own." If you felt that Verilog was difficult, please start with this course. We are designers who have proven ourselves through our skills, and you can grow that way too. Thank you for reading this far.

I look forward to seeing you all in the industry.

Best regards, ETA & Matbi.

๐ŸŽ We are giving away discount coupons to members of the Self-Study Design community! ๐Ÿฅฐ

Join the Design Self-Study community and get a discount coupon! Sign-up Link (Click)

Recommended for
these people

Who is this course right for?

  • Those who are targeting foreign circuit design companies

  • Those who want to know their current skill level

Need to know before starting?

  • Verilog

  • Semiconductor circuit design knowledge

Hello
This is semisgdh

4,276

Learners

363

Reviews

1,305

Answers

5.0

Rating

5

Courses

Hello. I am Matbi from Design Self-Study.

Current) I am designing HW IP at a Global Top 5 Fabless company.

I am creating "real-world semiconductor design practical lectures" that have never existed before and will be helpful in your professional career.

Self-Taught Design Roadmap Let's improve your skills together.

Here are the links to join Design Self-Study. Let's enjoy studying and grow together!

More

Co-instructor

Curriculum

All

46 lectures โˆ™ (9hr 20min)

Course Materials:

Lecture resources
Published: 
Last updated: 

Reviews

All

12 reviews

4.9

12 reviews

  • alswnsworkout6072๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    alswnsworkout6072

    Reviews 2

    โˆ™

    Average Rating 5.0

    5

    93% enrolled

    Hello ETA, I am leaving this review after completing all the lectures. I am currently a third-year professional working in an SoC Integration Team. We usually receive IPs and focus on system-level considerations. Accordingly, I have been using RTL mainly when configuring Sub-Systems or Block-Sims. Since it had been a long time since I last did RTL design, I had a thirst for it. By solving one problem every day upon arriving at work through this course, I've suddenly finished the entire curriculum. Looking at the Design Self-Study website (Discord), I understand that Season 2 will be released at the end of June. I will see you in that course. Have a great day. ++ As a side note, I found the Interrupt Controller problem to be the most difficult and helpful. (I was conceptually familiar with GIC, but designing it in actual RTL is definitely a different matter.)

    • eta5583
      Instructor

      Hello, "Live with Gratitude." ๐Ÿ˜Š Thank you so much for leaving such a precious review of the course. It is truly impressive that you are continuing your studies while working in SoC Integration in the field! I could really feel how hard you've been working through your questions. (I've had similar experiences myself, so it brought back memories of those times.) If the interrupt controller was helpful, I believe you will find many useful topics in the Season 2 problems as well. I look forward to seeing you again in Season 2, and I hope you never lose your passion for design. Thank you!

  • stephanus732880๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    stephanus732880

    Reviews 5

    โˆ™

    Average Rating 5.0

    5

    30% enrolled

    Thank you for the great lecture.

    • eta5583
      Instructor

      Thank you so much for the great review, step. It is truly rewarding to hear that designing and verifying things yourself helped you develop your "design sense." If you have any questions during the course or any additional topics you'd like me to cover, please feel free to leave a comment anytime. I hope this becomes a journey of growing together!

  • achieve123455556๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    achieve123455556

    Reviews 5

    โˆ™

    Average Rating 4.0

    5

    52% enrolled

    I'm enjoying the content. Will there also be a review lecture?

    • eta5583
      Instructor

      Thank you! achieve12345, you're already halfway there! The Season 2 lectures are scheduled to be released this summer vacation season! It will be very helpful if you continue with them after completing Season 1! Keep it up until the end!

  • kimjw0331607536๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    kimjw0331607536

    Reviews 1

    โˆ™

    Average Rating 5.0

    5

    30% enrolled

    • eta5583
      Instructor

      Thank you for the great review, Jongwon Kim! Good luck with completing 100% of the course!

  • 99yuny5542๋‹˜์˜ ํ”„๋กœํ•„ ์ด๋ฏธ์ง€
    99yuny5542

    Reviews 1

    โˆ™

    Average Rating 5.0

    5

    30% enrolled

    • eta5583
      Instructor

      Hello Dongyoon Kim! Thank you for the great review! As you asked, please feel free to ask any questions you have until you complete 100% of the course! I will respond as quickly as possible. Good luck until the very end!

semisgdh's other courses

Check out other courses by the instructor!

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

Let's gain basic knowledge and experience in non-memory semiconductor design using Verilog HDL with industry professionals.

Basic

Basic

Verilog HDL, FPGA, Embedded

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

Design Self-Study Tastebi's Practical FPGA-Based HW Accelerator Design (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Tastebi's Practical FPGA-Based HW Accelerator Design (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

With the help of the design self-study taste-maker! Let's gain basic knowledge of FPGA and HW accelerator design experience.

Intermediate

Intermediate

FPGA, Embedded

Design Self-Study Tastebi's Practical FPGA-Based HW Accelerator Design (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Tastebi's Practical FPGA-Based HW Accelerator Design (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)Course Thumbnail

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)

semisgdh

Let's build AMBA AXI4 design and VIP verification experience, foundational to SoC Bus, through self-study of design with Verilog HDL!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)Course Thumbnail

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)

semisgdh

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

Study the basics of AI hardware with Matbi. As a non-memory design expert, it contains essential knowledge for designing good AI HW.

Intermediate

Intermediate

Verilog HDL, FPGA, CNN

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

Similar courses

Explore other courses in the same field!

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)Course Thumbnail

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)

semisgdh

Let's build AMBA AXI4 design and VIP verification experience, foundational to SoC Bus, through self-study of design with Verilog HDL!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)Course Thumbnail

Design Self-Study Flavor's Practical Verilog HDL Season 2 (Complete Mastery of AMBA AXI4)

semisgdh

Digital and Analog Design with Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design with Practical Projects for Circuit Design Beginners

samcoach

Digital/Analog Circuit Design Basics & Practice from a Samsung Electronics Insider! Get the Circuit Design Glossary, detailed job selection methods, and job interview preparation tips!

Basic

Basic

Verilog HDL, FPGA, amp

Digital and Analog Design with Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design with Practical Projects for Circuit Design Beginners

samcoach

Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

In this course, students will learn how to implement Verilog using the Zynq board.

Basic

Basic

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

UART is the most basic and widely utilized serial communication method, making it a very suitable learning topic for beginners new to FPGA design. In this course, we will thoroughly understand the communication principles and frame structure of UART, and based on this, we will proceed with directly implementing transmit/receive logic through RTL (Register Transfer Level) design. By implementing UART on an FPGA, you can systematically develop your digital circuit design skills and gain experience verifying its operation at the actual hardware level through simulation and verification. Furthermore, by learning the method utilizing the MicroBlaze soft processor and Xilinx UART IP, you will gain a broad understanding of processor-based system design flow and interface configuration. This will enable you to acquire comprehensive development capabilities encompassing both logic design and processor design.

Basic

Basic

FPGA, system-verilog, uart

Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

This lecture implements a DDR Memory Arbiter.

Basic

Basic

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

This lecture implements DDR Memory Arbiter.

Basic

Basic

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$212.30