Basics of FPGA Utilization Using Verilog

Name: Basics of FPGA Utilization Using Verilog
Price: 22000 KRW
Rating: 5 (10 reviews)

Through this course, students will acquire the basic, core knowledge necessary to learn Verilog.

(5.0) 10 reviews

184 learners

Level Basic

Course period Unlimited

alex

verilog

FPGA

verilog

FPGA

Reviews from Early Learners

5.0

xelloss4ever

31% enrolled

This is an easy-to-understand lecture.

5.0

likepepsi

100% enrolled

I think I'm getting a good grasp of the basics of Verilog. Thank you, instructor.

5.0

이예성

53% enrolled

While taking Verilog FPGA Program 1, I was able to follow the overall flow of the content with will and concentration, but I took this class because I couldn't grasp the concepts of basic terms. For those who are starting from scratch like me, I recommend taking the basic lecture and Verilog FPGA Program 1 lecture in parallel. I think it's like reviewing the past content without holding on to anything and making it a little more mine ^^

What you will gain after the course

Verilog Programming
State Machine Implementation

You've mastered the fundamentals of Verilog programming!

💾 Please check before taking the class!

This lecture is a text lecture in PDF format and does not provide separate video. (Total length: 43,651 characters)
All source files covered in the lecture will be provided to those taking the course. Lecture materials can be found in Section 0 [Material Sharing Link].
The source code presented in this lecture was implemented in Vivado 2018.3 (Windows) . It should work fine on other versions as well.

New to Verilog coding?

In this lecture, we will explain the important features of Verilog to those who are learning it.

Verilog Programming
Fundamentals of FPGA Coding for Microcontroller Programming

Verilog is a world apart from the languages we're familiar with, like C, C++, C#, JAVA, and PYTHON. For those new to Verilog, it might feel like a completely unfamiliar programming language , unlike anything you've ever experienced before.

Verilog is widely used by those interested in programming microcontrollers using FPGAs . However, it's unfamiliar and unfamiliar, and there aren't many Korean-language documentation or learning materials available. While Xilinx, a company specializing in FPGAs, provides various documentation, it can be overwhelming for those without experience figuring out which documents to use and how to navigate them.

Are you interested in learning how to utilize FPGAs with Verilog? This course will cover key Verilog concepts while verifying results through simulation. We hope this course will serve as a useful starting point for FPGA development .

I recommend this to these people.

1️⃣ Those who want to know the important features of Verilog

2️⃣ Anyone who wants to learn Xilinx FPGA

Features of the lecture
Check it out.

This course does not cover the basics of Verilog syntax. It provides a comprehensive overview of the core concepts necessary for learning Verilog , and simulations are used to verify the results, making it easier to understand.

Detailed Curriculum (Table of Contents)

Overview (2)
What is a register? (3)
- reg circuit analysis (4)
- simulation (21)
reg and wire (34)
- Practice – 1 (if done within 1-clock) (35)
- Practice – 2 (if done within 2-clock) (38)
- Malfunction due to delay error (40)
signed, unsigned addition, subtraction (44)
- unsigned addition (44)
- unsigned subtraction (46)
- signed addition and subtraction (47)
- Multiplying unsigned numbers (52)
  - Constant times (52)
  - dsp (dsp slice) (53)
  - Multiplying variables (54)
  - Implementation of 10bits * 10bits operation (55)
  - Comparison of 10 bits * 10 bits operations (57)
SM (State Machine) Implementation (61)
- SM composition (61)
- State Definition (62)
- Create status flag (62)
- Code Implementation (62)
- Implementing state transitions (64)
- Check simulation results (65)
for loop implementation (67)
- Implemented in C (67)
- Implementation in Verilog (68)
Other contents (72)
Revision History (76)

🎙️ Introducing the knowledge sharer who created the lecture

I've worked as a developer for over 20 years at both large and small companies, and I currently run a small business. I've developed an ISP (Image Signal Processing) ASIC for CCTV, and I've developed numerous FPGA-based products, including OLED inspection equipment and DAQ (Data Acquisition System). Beyond FPGAs, I have extensive experience in software development (STM32, PIC32, AVR, ATMEGA, etc.), circuit design, and Windows programming. I hope my extensive experience will be helpful to you in your learning.

A great lecture to watch together 📖

Verilog FPGA Program 1 (Arty A7-35T)

alex

$84.70

Basic / Verilog HDL, FPGA

5.0

(16)

100+

FPGA implementation using Verilog

Basic

Verilog HDL, FPGA

Verilog FPGA Program 1 (Arty A7-35T)

alex

$84.70

Basic / Verilog HDL, FPGA

5.0

(16)

100+

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

$63.80

Basic / FPGA, MicroBlaze, Verilog HDL

5.0

(5)

100+

This is about implementing MicroBlaze in Xilinx FPGA.

Basic

FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

$63.80

Basic / FPGA, MicroBlaze, Verilog HDL

5.0

(5)

100+

Verilog FPGA Program 4 (MCU Porting, Arty A7-35T)

alex

$102.30

Intermediate / FPGA

5.0

(1)

How to port and use free MCU IP into an FPGA.

Intermediate

FPGA

Verilog FPGA Program 4 (MCU Porting, Arty A7-35T)

alex

$102.30

Intermediate / FPGA

5.0

(1)

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

$84.70

Intermediate / verilog, FPGA

5.0

(7)

100+

Through this lecture, you will be able to implement a DDR controller using FPGA.

Intermediate

verilog, FPGA

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

$84.70

Intermediate / verilog, FPGA

5.0

(7)

100+

Recommended for
these people

Who is this course right for?

Anyone having trouble learning Verilog
Anyone who wants to learn Xilinx FPGA

Need to know before starting?

Basic Verilog Grammar
How to use Vivado tools

Hello
This is alex

1,740

Learners

Reviews

131

Answers

4.8

Rating

Courses

I have worked as a developer at both large corporations and SMEs for the past 20 years,

I am currently the CEO of a small company.

Key career highlights include

FPGA design using Verilog HDL
- ISP ASIC development for CCTV (approx. 10 years)
- OLED Display inspection equipment development (approx. 3 years)
- Equipment development using FPGA
MCU FW
- STM32
- PIC32
- AVR, ATMEGA
- DSP (TI)
Windows Application Development
- Visual Studio MFC, C++

Curriculum

All

77 lectures

Course Materials:

Lecture resources

Section 1. outline

2 lectures

Section 2. What is Register?

31 lectures

Section 3. reg and wire

10 lectures

34. reg and wire - 0
35. reg and wire - 1
36. reg and wire - 2
37. reg and wire - 3
38. reg and wire - 4
39. reg and wire - 5
40. reg and wire - 6
41. reg and wire - 7
42. reg and wire - 8
43. reg and wire - 9

Section 4. signed, unsigned addition, subtraction

17 lectures

Section 5. SM (State Machine) Implementation

6 lectures

Section 6. for loop implementation

5 lectures

Section 7. Other contents

4 lectures

Section 8. etc

2 lectures

Published: 03/16/2023

Last updated: 05/19/2025

Reviews

All

10 reviews

5.0

10 reviews

mujuboy9957
Reviews 1
∙
Average Rating 5.0
01/11/2024
5
99% enrolled
FPGA, a late study for non-developers, is not easy, but GO. To the next step...
- ihil
  Instructor
  01/11/2024
  There are no Korean documents for FPGA and there are not many materials. I think you can become a good developer if you work hard through my lectures. It is not easy, but if you have patience and take your time, you will definitely become a good developer. Fighting! ~!!
xelloss4ever8588
Reviews 2
∙
Average Rating 5.0
07/18/2025
5
31% enrolled
This is an easy-to-understand lecture.
yslee1107
Reviews 3
∙
Average Rating 5.0
01/24/2024
5
53% enrolled
While taking Verilog FPGA Program 1, I was able to follow the overall flow of the content with will and concentration, but I took this class because I couldn't grasp the concepts of basic terms. For those who are starting from scratch like me, I recommend taking the basic lecture and Verilog FPGA Program 1 lecture in parallel. I think it's like reviewing the past content without holding on to anything and making it a little more mine ^^
jhs3578
Reviews 2
∙
Average Rating 5.0
05/20/2024
5
100% enrolled
I think I'm getting a good grasp of the basics of Verilog. Thank you, instructor.
- ihil
  Instructor
  05/20/2024
  Thank you~!!
hanpu
Reviews 1
∙
Average Rating 5.0
09/27/2023
5
5% enrolled
I am a sophomore in college who wants to become an RTL engineer. I am so grateful that I can easily learn Verilog through quality materials. I have a question. What is Alex's curriculum? There are more than 10 lectures, and I would like to know the order of taking them according to level. Thank you.
- ihil
  Instructor
  09/27/2023
  Thank you for your course review. I remember learning about or and gates when I was a sophomore in college. The content may be difficult, but I hope you become a great and good RTL engineer. For a description of the course curriculum, please refer to the link below. And my course is structured so that you can practice on the board and check the results. However, the board is expensive, so I think it will be a burden. I am currently preparing to release a cheap development board. I think it would be helpful if you buy the board later and watch the course, code, and do simulations. Course introduction link: https://cafe.naver.com/worshippt/271 Thank you ~!!

alex's other courses

Check out other courses by the instructor!

Verilog ZYNQ Program 1 (Zynq mini 7020)

alex

$68.20

Intermediate / Verilog HDL, zynq, FPGA, vivado

5.0

(4)

This lecture is about using the Xilinx ZYNQ board. If you understand the contents of this lecture, you will learn the skills to understand Embedded_SW + User_Logic and apply them to practice.

Intermediate

Verilog HDL, zynq, FPGA

Verilog ZYNQ Program 1 (Zynq mini 7020)

alex

$68.20

Intermediate / Verilog HDL, zynq, FPGA, vivado

5.0

(4)

STM32 FFT Implementation

alex

$17.60

Intermediate / FFT

5.0

(5)

100+

Implement FFT using DSP Library in STM32.

Intermediate

FFT

STM32 FFT Implementation

alex

$17.60

Intermediate / FFT

5.0

(5)

100+

STM32 PWM Implementation

alex

$17.60

Basic / stm32, MCU, pwm

5.0

(2)

This tutorial explains how to implement PWM using STM32 MCU.

Basic

stm32, MCU, pwm

STM32 PWM Implementation

alex

$17.60

Basic / stm32, MCU, pwm

5.0

(2)

STM32 CAN Communication

alex

$17.60

Basic / CAN, MCU

4.4

(7)

100+

This is a text-based lecture explaining how to implement CAN communication using STM32 MCU. Become a master of CAN communication implementation.

Basic

CAN, MCU

STM32 CAN Communication

alex

$17.60

Basic / CAN, MCU

4.4

(7)

100+

STM32 FreeRTOS Implementation

alex

$8.80

Basic / FreeRTOS

4.5

(15)

200+

We will explain in detail how to implement FreeRTOS on STM32 MCU.

Basic

FreeRTOS

STM32 FreeRTOS Implementation

alex

$8.80

Basic / FreeRTOS

4.5

(15)

200+

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

This lecture implements a DDR Memory Arbiter.

Basic

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(1)

This lecture implements DDR Memory Arbiter.

Basic

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(1)

Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

alex

$63.80

Intermediate / verilog, FPGA

5.0

(5)

Implement LVDS (Serdes) in FPGA.

Intermediate

verilog, FPGA

Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

alex

$63.80

Intermediate / verilog, FPGA

5.0

(5)

Verilog FPGA Program 3 (DDR Controller, HIL-A35T)

alex

$84.70

Intermediate / Verilog HDL, FPGA

4.0

(3)

Through this lecture, you will be able to implement a DDR Controller using FPGA.

Intermediate

Verilog HDL, FPGA

Verilog FPGA Program 3 (DDR Controller, HIL-A35T)

alex

$84.70

Intermediate / Verilog HDL, FPGA

4.0

(3)

Verilog FPGA Program 2 (MicroBlaze, HIL-A35T)

alex

$84.70

Basic / FPGA, MicroBlaze, Verilog HDL

Learn how to implement MicroBlaze on Xilinx FPGA.

Basic

FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 2 (MicroBlaze, HIL-A35T)

alex

$84.70

Basic / FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 1 (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

This is a lecture on designing FPGA programs using Verilog HDL.

Basic

Verilog HDL, FPGA

Verilog FPGA Program 1 (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

In this course, students will learn how to implement Verilog using the Zynq board.

Basic

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

Verilog FPGA Program 2 (MicroBlaze2, Arty A7-35T)

alex

$63.80

Intermediate / FPGA, MicroBlaze

5.0

(3)

This course is an advanced course in Microblaze. Through this course, you will learn how to apply Microblaze.

Intermediate

FPGA, MicroBlaze

Verilog FPGA Program 2 (MicroBlaze2, Arty A7-35T)

alex

$63.80

Intermediate / FPGA, MicroBlaze

5.0

(3)

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

$84.70

Intermediate / verilog, FPGA

5.0

(7)

100+

Through this lecture, you will be able to implement a DDR controller using FPGA.

Intermediate

verilog, FPGA

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

$84.70

Intermediate / verilog, FPGA

5.0

(7)

100+

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

$63.80

Basic / FPGA, MicroBlaze, Verilog HDL

5.0

(5)

100+

This is about implementing MicroBlaze in Xilinx FPGA.

Basic

FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

$63.80

Basic / FPGA, MicroBlaze, Verilog HDL

5.0

(5)

100+

Verilog FPGA Program 1 (Arty A7-35T)

alex

$84.70

Basic / Verilog HDL, FPGA

5.0

(16)

100+

FPGA implementation using Verilog

Basic

Verilog HDL, FPGA

Verilog FPGA Program 1 (Arty A7-35T)

alex

$84.70

Basic / Verilog HDL, FPGA

5.0

(16)

100+

Similar courses

Explore other courses in the same field!

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(42)

600+

Study the basics of AI hardware with Matbi. As a non-memory design expert, it contains essential knowledge for designing good AI HW.

Intermediate

Verilog HDL, FPGA, CNN

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(42)

600+

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+

With Seolgye Dokhak Matbi! Let's build fundamental knowledge of FPGA and gain experience in HW accelerator design.

Intermediate

FPGA, Embedded

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

This lecture implements a DDR Memory Arbiter.

Basic

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

In this course, students will learn how to implement Verilog using the Zynq board.

Basic

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(1)

This lecture implements DDR Memory Arbiter.

Basic

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(1)

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission

UART is the most basic and widely utilized serial communication method, making it a very suitable learning topic for beginners new to FPGA design. In this course, we will thoroughly understand the communication principles and frame structure of UART, and based on this, we will proceed with directly implementing transmit/receive logic through RTL (Register Transfer Level) design. By implementing UART on an FPGA, you can systematically develop your digital circuit design skills and gain experience verifying its operation at the actual hardware level through simulation and verification. Furthermore, by learning the method utilizing the MicroBlaze soft processor and Xilinx UART IP, you will gain a broad understanding of processor-based system design flow and interface configuration. This will enable you to acquire comprehensive development capabilities encompassing both logic design and processor design.

Basic

FPGA, system-verilog, uart

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission

Basics of FPGA Utilization Using Verilog

Reviews from Early Learners

5.0

What you will gain after the course

New to Verilog coding?

Verilog Programming Fundamentals of FPGA Coding for Microcontroller Programming

I recommend this to these people.

Features of the lecture Check it out.

A great lecture to watch together 📖

Recommended for these people

HelloThis is alex

Curriculum

Reviews

alex's other courses

Similar courses

Verilog Programming
Fundamentals of FPGA Coding for Microcontroller Programming

Features of the lecture
Check it out.

Recommended for
these people

Hello
This is alex