Inflearn brand logo image
Inflearn brand logo image
Hardware

/

Semiconductor

Practical Ethernet System Implementation with FPGA – Gigabit Communication Design Based on TEMAC IP

This course introduces how to design a Gigabit Ethernet communication system using AMD FPGAs and TEMAC IP. In Vivado, we will generate and configure the TEMAC IP, connect it to the Top module, and design a hardware system capable of transmitting and receiving Ethernet frames at 1Gbps speed. We will also learn the basic concepts of the Ethernet protocol, frame structure, and debugging methods (ILA, Wireshark, etc.). We will design the ARP response and UDP transmission RTL and measure performance on a PC.

11 students are taking this course

Verilog HDL
FPGA
ethernet
xilinx
vivado

What you will learn!

  • Basic concept of Ethernet

  • Understanding and Configuring Xilinx TEMAC IP

  • FPGA Hardware Design Lab

  • Ethernet frame Tx/Rx data processing

  • Debugging and Performance Analysis Methods

  • ARP Response and UDP Protocol Design

If you have learned Verilog grammar
Now it's time to get some practical experience .

Ultra-high-speed Ethernet communication circuit designed with FPGA

Today's hardware doesn't work alone.
Ethernet is the de facto standard in industrial settings that require large-capacity, real-time transmission, such as cameras, medical imaging, automation systems, and AI edge devices.

In practice, there are many cases of directly implementing FPGA-based Ethernet communication circuits.
TEMAC IP is the representative solution that helps with this most efficiently .

In this lecture, you will design and implement a 1Gbps Ethernet communication system using AMD (Xilinx) FPGA and TEMAC IP. You can complete a practical circuit by simply integrating IP based on the AXI interface without designing a complex MAC. In addition, you can develop a practical sense of hardware design by practicing the entire practical flow from ARP/UDP protocol implementation to debugging.

Curriculum Summary

  • Gigabit Ethernet is a term applied to transmitting Ethernet frames at a speed of 1 Gbps.

  • Widely used in applications requiring high-speed data transmission (industrial cameras, medical imaging, security and surveillance cameras, data centers, etc.)

  • The two main standards implemented in FPGAs are 1000BASE-T and 1000BASE-X.

  • 1000BASE-T uses an external PHY chip and uses Category 5e or higher cables.

  • To implement in FPGA, there are two ways: designing the MAC and PHY blocks directly and utilizing IP.

  • By utilizing TEMAC IP provided by AMD (Xilinx), you can implement the 1000BASE-T standard easily and quickly.

  • TEMAC IP provides a 120-day Evaluation license, allowing for quick evaluation.

  • TEMAC IP is connected to user logic via AXI4 Stream and AXI4 Lite. For this purpose, learning about AXI4 is performed.

  • Design and implement ARP and UDP protocols on FPGA to communicate with PC. This can lay the foundation for custom protocol development.

Practice environment

  • Vivado 2022.2 version

  • FPGA board and PC with Gigabit Ethernet port

  • Cables of Category 5e or higher

  • PC Tool

    • WireShark (network protocol analyzer, free to install)

    • Custom UDP receiving program

Provided Materials

  • TEMAP IP Example Design Project

  • ARP Processing Design Project

  • UDP Transmission Protocol Design Project

  • Custom UDP Receiver Program (Example Code)

Recommended for
these people!

Who is this course right for?

  • Someone who wants to implement an Ethernet-based communication system

  • University students and beginner developers who want to learn FPGA-based network design

  • Those aiming for advanced communication design like UDP/IP, TCP, GigE Vision, and RoCE in the future

  • Those wanting to extend FPGA design to real applications

Need to know before starting?

  • Verilog-based digital circuit design experience

  • Experience with Synthesis/Implementation/Bitstream generation using the Vivado tool

Hello
This is

  • FPGA는 전통적인 반도체 설계 과정과 달리, 쉽고 빠르게 설계를 구현할 수 있는 장점을 가진 디바이스입니다. 디자인 소스만 있으면, FPGA의 논리 요소를 활용하여, 즉시 배치 및 연결이 가능합니다. 또한, 하드웨어적인 성격이 강하기 때문에 코드 역시 복잡하지 않고 직관적으로 작성할 수 있습니다.

  • 중요한 것은 FPGA의 설계 개념과 Flow를 이해하며, 나아가서는 설계 목적과 대상에 대해 이해를 하는 것입니다. 이를 바탕으로 디자인 소스의 구조를 최적화하고, 알맞은 제약조건을 입력해 안정적인 FPGA를 설계하는 것이 핵심입니다.

  • 강의에서는 코딩보다는 FPGA 설계 개념과 구조, 설계 방식 및 Flow를 중심으로 구성되며, Step-by-Step 실습 위주의 내용을 담을 것 입니다. 직접 구현하고 실습하며 노하우를 쌓아가는 것이 FPGA 엔지니어의 핵심이며, 앞으로 AI로 대체될 코딩 보다 더 큰 가치가 될 것입니다.

     

  • 10+ 경력의 FPGA 및 하드웨어 설계 전문가로, 고속 데이터 처리 및 통신 시스템 설계, 영상 처리 등에 특화되어 있으며, 다양한 FPGA 프로젝트에 참여.

easyfpga.blog

https://www.youtube.com/@easy-fpga

 

Curriculum

All

22 lectures ∙ (1hr 5min)

Course Materials:

Lecture resources
Published: 
Last updated: 

Reviews

Not enough reviews.
Become the author of a review that helps everyone!

easyfpga's other courses

Check out other courses by the instructor!

FPGA의 기초강의 썸네일

FPGA의 기초

EasyFPGA

본 강의에서는 FPGA의 기본 개념과 동작 원리를 이해하고, FPGA가 갖는 장점 및 ASIC과의 차이점을 살펴봅니다. 이어 FPGA 설계 프로세스와 FPGA 세부 설계 분야에 대해, 설명합니다. FPGA 개발 툴의 종류와 역할을 알아보고, AMD FPGA 개발 툴인 Vivado 설치를 진행합니다. 간단한 예제 디자인 실습을 통해, FPGA 설계 과정을 경험합니다.

입문

입문

Verilog HDL, FPGA, system-verilog

Similar courses

Explore other courses in the same field!

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)강의 썸네일

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

Xilinx FPGA 에서 MicroBlaze를 구현하는 내용입니다.

초급

초급

FPGA, MicroBlaze, Verilog HDL

설계독학맛비's 실전 Verilog HDL Season 1 (Clock부터 Internal Memory까지)강의 썸네일

설계독학맛비's 실전 Verilog HDL Season 1 (Clock부터 Internal Memory까지)

설계독학맛비

현업자와 함께 Verilog HDL을 이용하여 비메모리 반도체 설계의 기본 지식과 경험을 쌓아봅시다.

초급

초급

Verilog HDL, FPGA, 임베디드

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)강의 썸네일

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

본 강의는 DDR Memory Arbiter를 구현합니다.

초급

초급

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)강의 썸네일

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

본 강의는 DDR Memory Arbiter를 구현합니다.

초급

초급

Verilog HDL, FPGA