Verilog ZYNQ Program 1 (Zynq mini 7020)

Name: Verilog ZYNQ Program 1 (Zynq mini 7020)
Price: 88000 KRW

This lecture is about using the Xilinx ZYNQ board. If you understand the contents of this lecture, you will learn the skills to understand Embedded_SW + User_Logic and apply them to practice.

(5.0) 4 reviews

82 learners

alex

텍스트 강의

베릴로그

verilog

zynq

Verilog HDL

FPGA

vivado

What you will learn!

Verilog coding
Utilizing ZYNQ Board
How to use Vivado, Vitis
PS area, PL area implementation
Embedded fw + User Logic

Into the new world of ZYNQ
Give it a try!

📢 Please note before taking the class.

This course is a text lecture, approximately 80,000 characters long, in electronic document (PDF) format. All source files covered in the course will be provided to those taking the course. The course source code can be downloaded from Section 0 [Material Sharing Link].

Lecture Features ✨

#1.
I wanted to learn Zynq
For everyone.

Professional technical resources covering Zynq are virtually non-existent. While Xilinx does provide resources, the sheer number of documents makes it difficult to know which ones to read. This course provides a detailed explanation of Zynq fundamentals and how to apply them to practical projects. You can download and run all the examples directly on the practice board (Zynq mini 7020), making learning even more enjoyable. If you fully understand the content of this course, you'll acquire skills that can be immediately applied to real-world projects. We encourage you to explore the new world of Zynq.

#2.
Easy even for beginners
Gain practical knowledge.

The lecture content is organized as an electronic document (PDF), which is helpful for repeated study. You can download and review all lecture content on the practice board (Zynq mini 7020). Detailed instructions on tool setup and usage are provided, making it easy for even beginners to follow along. The ultimate goal of the course is to develop practical application skills. If you fully understand the lecture content, you'll be able to take charge of projects in your field.

Using Verilog
Using ZYNQ

This is the first lecture of “ Using ZYNQ with Verilog ” . All contents of this lecture are designed to be practiced on the “Zynq mini 7020” board . If you purchase the lecture, you can download and use all sources explained in the lecture from the data room . The source materials in the data room are composed of sources that were verified one by one by creating a project by chapter when this lecture was created .

ZYNQ is an FPGA released by Xilinx for Soc (System on Chip) . It contains an ARM Processor inside the FPGA . Users can implement the Arm Core Processor and User Logic with a single chip . Embedded SW and User Logic can be configured with a single chip without having to use a separate external Processor .

The ultimate goal of this lecture is to acquire the technology to configure “Embedded_SW + User_Logic” when carrying out a project using ZYNQ . If you fully understand the contents of this lecture , you will be able to design and implement most projects using ZYNQ . Rather than trying to understand the contents of this lecture just with your eyes , please create a project yourself according to the contents explained in the lecture, implement the code, download it to the board, and check the result . The world of FPGA is not a world that can be learned by understanding with your eyes . You will learn little by little by programming it yourself, downloading it to the board, and checking the result . If you want to understand with your eyes, it is better to watch the video lecture .

Detailed Curriculum

outline
HW configuration
1. Board configuration
2. Bank structure
3. MIO (Multiplexed IO)
4. Circuit diagram
  1. Bank500
  2. Bank501
  3. Bank502
  4. Bank34
  5. Bank35
SW installation
Basic Template Implementation
1. Create a project
2. Create Block Design
Download the program
1. Download in Debug Mode
  1. Create a project
  2. Application sw implementation
  3. Download and check results
2. Download using FSBL
  1. Create a project
  2. Add PL logic
  3. Bitstream generation
  4. FSBL implementation
  5. Create Boot Image
  6. Download and check results
3. Download using FSBL, Application SW
  1. Create an FSBL project
  2. Create an Application Project
  3. Create Boot Image
  4. Download and check results
GPIO
1. GPIOPS implementation
  1. Create a project
  2. Application sw implementation
  3. Download and check results
2. Interrupt implementation
  1. Download and check results
3. AXI GPIO implementation
  1. Create a project
  2. Application sw implementation
  3. Download and check results
4. AXI GPIO Interrupt Implementation
  1. Create a project
  2. Application sw implementation
  3. Download and check results
Timer
1. Create a project
2. Application sw implementation
3. Download and check results
Interrupt
1. Create a project
2. Application sw implementation
3. Interrupts Analysis
4. Download and check results
PS-PL interface
1. Block Memory Interface
  1. Create a project
  2. Add PL logic
  3. Application sw implementation
  4. Download and check results
2. PS-PL interface implementation
  1. Create a project
  2. PL User Logic Implementation
  3. Application sw implementation
  4. Download and check results
3. User Interface Implementation
  1. Create a project
  2. Application sw implementation
  3. Download and check results
Revision History

Q&A 💬

Q. Who is the target audience for this lecture?

This course is for those who want to learn about Xilinx Zynq. Even if you're new to Zynq, following the lectures will allow you to learn most of the Zynq concepts and apply them to your work.

Q. Is there anything I need to prepare to attend the lecture?

All content in this course uses material verified on the Zynq mini 7020 board. You will need a Zynq mini 7020 board and the Vitis 2022.1 tool before attending.

Q. What programming language do you use?

We use Verilog HDL, which is mainly used in companies.

Accumulated with 25 years of experience
We share our know-how on utilizing Verilog.

I've worked as a developer for over 20 years at both large and small companies, and I currently run a small business. I've developed an ISP (Image Signal Processing) ASIC for CCTV, and I've developed numerous FPGA-based products, including OLED inspection equipment and DAQ (Data Acquisition System). Beyond FPGAs, I have extensive experience in software development (STM32, PIC32, AVR, ATMEGA, etc.), circuit design, and Windows programming.

💾 Please check the lecture environment.

The training board is the Zynq mini 7020 (or 7010) . You can purchase it from Alina or other domestic shopping malls.
Windows OS environment, using Vivado 2022.1 .
This lecture is a text lecture in electronic document (PDF) format (approximately 80,000 characters/220 pages).

Recommended for
these people

Who is this course right for?

Anyone interested in Verilog programming
Anyone interested in FPGA
Anyone interested in ZYNQ

Need to know before starting?

C language
Verilog language

Hello
This is

1,675

Learners

Reviews

125

Answers

4.8

Rating

Courses

저는 지난 20여년 동안 대기업, 중소기업에서 개발자로 일해왔고

현재는 작은 기업의 대표로 있습니다.

주요 경력사항은

Verilog HDL을 이용한 FPGA 설계
- CCTV용 ISP ASIC 개발 (약 10년)
- OLED Display 검사장비 개발 (약 3년)
- FPGA를 이용한 장비 개발
MCU FW
- STM32
- PIC32
- AVR, ATMEGA
- DSP (TI)
Windows Application Program
- Visual Studio MFC, C++

입니다.

Curriculum

All

219 lectures

Course Materials:

Lecture resources

Section 1. outline

3 lectures

Section 2. HW configuration

9 lectures

Section 3. SW Installation

5 lectures

13. SW Installation - 0
14. SW Installation - 1
15. SW Installation - 2
16. SW Installation - 3
17. SW Installation - 4

Section 4. Basic Template Implementation

11 lectures

Section 5. Download the program

48 lectures

Section 7. Timer

7 lectures

Section 8. Interrupt

20 lectures

Section 9. PS-PL interface

62 lectures

Section 10. etc

2 lectures

Published:

Last updated:

Reviews

All

4 reviews

5.0

4 reviews

hnckhn9804
Reviews 1
∙
Average Rating 5.0
5
60% enrolled
ksj101110111146
Reviews 2
∙
Average Rating 5.0
5
48% enrolled
neulha
Reviews 14
∙
Average Rating 5.0
5
100% enrolled
fpsk14556386
Reviews 1
∙
Average Rating 5.0
5
100% enrolled

$68.20

alex's other courses

Check out other courses by the instructor!

STM32 FFT Implementation

alex

Implement FFT using DSP Library in STM32.

중급이상

FFT

STM32 FFT Implementation

alex

STM32 FreeRTOS Implementation

alex

We will explain in detail how to implement FreeRTOS on STM32 MCU.

초급

FreeRTOS

STM32 FreeRTOS Implementation

alex

Basics of FPGA Utilization Using Verilog

alex

Through this course, students will acquire the basic, core knowledge necessary to learn Verilog.

초급

verilog, FPGA

Basics of FPGA Utilization Using Verilog

alex

STM32 PWM Implementation

alex

This tutorial explains how to implement PWM using STM32 MCU.

초급

stm32, MCU, pwm

STM32 PWM Implementation

alex

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

This lecture implements a DDR Memory Arbiter.

초급

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

This lecture implements DDR Memory Arbiter.

초급

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

alex

Implement LVDS (Serdes) in FPGA.

중급이상

verilog, FPGA

Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

alex

Verilog FPGA Program 4 (MCU Porting, HIL-A35T)

alex

We implement the use of MCU Core IP by porting it into FPGA.

중급이상

Verilog HDL, FPGA

Verilog FPGA Program 4 (MCU Porting, HIL-A35T)

alex

Verilog FPGA Program 3 (DDR Controller, HIL-A35T)

alex

Through this lecture, you will be able to implement a DDR Controller using FPGA.

중급이상

Verilog HDL, FPGA

Verilog FPGA Program 3 (DDR Controller, HIL-A35T)

alex

Verilog FPGA Program 2 (MicroBlaze, HIL-A35T)

alex

Learn how to implement MicroBlaze on Xilinx FPGA.

초급

FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 2 (MicroBlaze, HIL-A35T)

alex

Verilog FPGA Program 1 (HIL-A35T)

alex

This is a lecture on designing FPGA programs using Verilog HDL.

초급

Verilog HDL, FPGA

Verilog FPGA Program 1 (HIL-A35T)

alex

Verilog FPGA Program 1 (Zynq mini 7020)

alex

In this course, students will learn how to implement Verilog using the Zynq board.

초급

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)

alex

Verilog FPGA Program 2 (MicroBlaze2, Arty A7-35T)

alex

This course is an advanced course in Microblaze. Through this course, you will learn how to apply Microblaze.

중급이상

FPGA, MicroBlaze

Verilog FPGA Program 2 (MicroBlaze2, Arty A7-35T)

alex

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

Through this lecture, you will be able to implement a DDR controller using FPGA.

중급이상

verilog, FPGA

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

alex

STM32 CAN Communication

alex

This is a text-based lecture explaining how to implement CAN communication using STM32 MCU. Become a master of CAN communication implementation.

초급

CAN, MCU

STM32 CAN Communication

alex

Verilog FPGA Program 4 (MCU Porting, Arty A7-35T)

alex

How to port and use free MCU IP into an FPGA.

중급이상

FPGA

Verilog FPGA Program 4 (MCU Porting, Arty A7-35T)

alex

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

This is about implementing MicroBlaze in Xilinx FPGA.

초급

FPGA, MicroBlaze, Verilog HDL

Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)

alex

Verilog FPGA Program 1 (Arty A7-35T)

alex

FPGA implementation using Verilog

초급

Verilog HDL, FPGA

Verilog FPGA Program 1 (Arty A7-35T)

alex

Similar courses

Explore other courses in the same field!

Verilog FPGA Program 1 (Zynq mini 7020)

alex

In this course, students will learn how to implement Verilog using the Zynq board.

초급

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)

alex

Verilog FPGA Program 4 (MCU Porting, HIL-A35T)

alex

We implement the use of MCU Core IP by porting it into FPGA.

중급이상

Verilog HDL, FPGA

Verilog FPGA Program 4 (MCU Porting, HIL-A35T)

alex

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

This lecture implements a DDR Memory Arbiter.

초급

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

Verilog FPGA Program 1 (HIL-A35T)

alex

This is a lecture on designing FPGA programs using Verilog HDL.

초급

Verilog HDL, FPGA

Verilog FPGA Program 1 (HIL-A35T)

alex

Implementing UART on FPGA

EasyFPGA

UART is the most basic and widely utilized serial communication method, making it a very suitable learning topic for beginners new to FPGA design. In this course, we will thoroughly understand the communication principles and frame structure of UART, and based on this, we will proceed with directly implementing transmit/receive logic through RTL (Register Transfer Level) design. By implementing UART on an FPGA, you can systematically develop your digital circuit design skills and gain experience verifying its operation at the actual hardware level through simulation and verification. Furthermore, by learning the method utilizing the MicroBlaze soft processor and Xilinx UART IP, you will gain a broad understanding of processor-based system design flow and interface configuration. This will enable you to acquire comprehensive development capabilities encompassing both logic design and processor design.

초급

FPGA, system-verilog, uart

Implementing UART on FPGA

EasyFPGA

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

This lecture implements DDR Memory Arbiter.

초급

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

Verilog ZYNQ Program 1 (Zynq mini 7020)

What you will learn!

Lecture Features ✨

#1. I wanted to learn Zynq For everyone.

#2. Easy even for beginners Gain practical knowledge.

Using Verilog Using ZYNQ

Q&A 💬

Accumulated with 25 years of experience We share our know-how on utilizing Verilog.

Recommended for these people

HelloThis is .css-1q3zd4q{text-decoration-line:underline;text-underline-position:under;text-underline-offset:1px;}

Curriculum

Reviews

alex's other courses

Similar courses

#1.
I wanted to learn Zynq
For everyone.

#2.
Easy even for beginners
Gain practical knowledge.

Using Verilog
Using ZYNQ

Accumulated with 25 years of experience
We share our know-how on utilizing Verilog.

Recommended for
these people

Hello
This is