Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

hello.

The Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T) lecture has been updated.
Added content to implement maximum transfer speeds.

Please download the data from the data room and use it.
I hope you find this lecture informative.

Thank you~!!