/

Verilog FPGA Program 5 (LVDS/Serdes, HIL-A35T)

Implement LVDS (Serdes) in FPGA.

(5.0) 5 reviews

63 learners

Level Intermediate

Course period Unlimited

alex

verilog

verilog

FPGA

FPGA

verilog

verilog

FPGA

FPGA

thumbnail background