inflearn logo
강의

Course

Instructor
inflearn logo
NEW
Hardware

/

Embedded IoT

Design Self-Study's Verilog Master Season 2 (The Ultimate Practical Coding Test: Job Change Free Pass Completed with High-Difficulty Problems)

If Season 1 was about checking your skills and solidifying the basics, Season 2 is intensive practical training focused solely on 'passing and career transitions.' Beyond simple syntax or gate-level design, you will directly design top-tier, high-difficulty modules (CDC, Synchronous/Asynchronous FIFO, AMBA APB, SPI, I2C, FIR filters, etc.) that frequently appear in coding tests and actual workflows at major corporations and foreign companies. Do you need solid design capabilities that won't waver even under a recruiter's relentless follow-up questions? This course contains all the practical know-how and ultimate coding test problems from ETA, who successfully moved from a regional university to a global semiconductor firm. In this final season, complete your career transition free pass.

17 learners are taking this course

Level Intermediate

Course period Unlimited

Verilog HDL
Verilog HDL
FPGA
FPGA
system-verilog
system-verilog
rtl
rtl
Verilog HDL
Verilog HDL
FPGA
FPGA
system-verilog
system-verilog
rtl
rtl

What you will gain after the course

  • The ability to design top-tier difficulty architectures (FIFO, AMBA protocols, etc.) that appear in actual coding tests.

  • Know-how for resolving and verifying timing issues (CDC, pipeline) that can be immediately applied to real-world practical work

  • Proven problem-solving skills to captivate interviewers for circuit design roles at major corporations and foreign semiconductor companies.


Practical Verilog learned
properly from a design engineer with 11 years of experience

The final gateway that determines career moves and success
Master Verilog HDL with top-tier practical problems

Introduction

For this lecture as well, I have focused relentlessly on only these two things.

1) Top-tier practical past exam questions at the level of actual interviews for major corporations and global fabless companies tương đương với trình độ phỏng vấn tại các tập đoàn lớn và công ty Fabless toàn cầu

2) Eta's clear and intuitive solutions that allow even complex, intertwined architectures to be visualized in your head immediately, giúp bạn hình dung ngay trong đầu cả những kiến trúc phức tạp nhất

Top-tier difficulty past exam questions based on actual interviews

Acquire all of Eta's know-how

Have you ever had these thoughts?

🤷‍♂️ : "Is the coding interview still important when AI does the coding?"

👨‍💻 : "I'm familiar with basic Verilog syntax and simple circuit design now"


Now, simple implementation skills alone are no longer enough to cross the threshold of global top-tier fabless companies and conglomerates.

In the AI era, the true skill companies desire is 'system architecture optimization capability.'

That is why technical interviews are becoming deeper and more intense.

  • CDC (Clock Domain Crossing): Ensuring stability in multi-clock environments


  • Pipeline & Asynchronous FIFO: Resolving data bottlenecks and maximizing throughput

  • AMBA(APB) / SPI / I2C : System bus protocol design and verification

Will you be someone who simply writes code that just works?

Will you become an engineer who defines system architectures?

Finish it all at once with this lecture, gaining architect-level capabilities that top-tier companies hire for.


So, we have prepared this.

Self-Study Design's Verilog Master Season 2 covers the uncompromising 'real-world top-tier difficulty.'

An 11th-year design engineer has transformed the daily challenges faced in the field and the core questions that strike a chord with candidates in actual interviews into coding test problems.

If Season 1 was the process of building a solid foundation, Season 2 is practical intensive training that adds a powerful weapon to your resume.

✅ We have perfectly reflected the latest trends in interview questions and coding tests for top-tier circuit design companies, both domestically and internationally.

✅ Design advanced practical IPs that go beyond the undergraduate level, such as synchronous/asynchronous FIFO, communication protocols, and FIR filters.

✅ We provide not only code implementation but also complete verification know-how through Waveforms and Schematics.

✅ We guarantee optimal learning efficiency through the thorough inspection and editing of 'Matbi', a member of the Design Self-Study Crew.

Why choose ETA's lecture?

ETA, a member of the Design Self-Study Crew and a semiconductor design engineer with 12 years of experience, understands the gap between practical coding tests and real-world design better than anyone else.

  • Led two mass production projects at a small-to-medium fabless company, gaining experience in the entire front-end design process

  • 3 years of Verilog design and debugging at a rare domestic hardware IP design firm

  • Currently working as a design engineer for 3 years at a Global Top 5 Fabless multinational corporation

This is a lecture guaranteed by Top Knowledge Sharer, Matbi.

Hello, I am Matbi, the self-taught design expert.

To deliver the "real design" of semiconductors and practice-based career insights, I have formed a knowledge-sharing crew with semiconductor industry experts.

As the first lecture from our crew member, Matbi—who has years of teaching experience—personally reviewed and refined everything from the structure and explanations to the practice code, and even edited all the videos to ensure the highest quality educational content.

A flow that goes beyond coding test preparation to build real-world practical skills

Seolgye Dokhak's Verilog Master Season 1 continues the powerful 4-step learning flow proven by Seolgye Dokhak..

Problem Introduction

Presentation of high-difficulty problems containing
complex requirements at a professional level

Student Practice Time

Design directly within the time limit under the same tension as a real-world situation (please pause the countdown video and solve it)

Model Answer Explanation

Explanations of optimized code and architecture from the perspective of a 12-year veteran engineer

Waveform

Identify timing issues (such as CDC) through simulation and visualize the hardware structure

Out of the 4 levels, the ultimate Level 2 & Level 3 are finally revealed!

This course focuses on the highest levels, Level 2 and Level 3, out of a total of four difficulty levels.

🔥 Level 2: Practical Verilog Problem Solving (Frequent Types in Real Coding Tests)

  • Strengthen interview intuition and architectural design thinking by solving complex problems within a time limit.

  • Core Topics

    • Pipelining, CDC (Clock Domain Crossing), Synchronous SRAM Control, PWM, Multi-cycle Multiplication/Division, Advanced Edge Detection, etc.

🚀 Level 3: Advanced Verilog Design (Strengthening Practical System Design Capabilities)

  • Implementation of advanced IPs and communication protocols that can be immediately applied in practice

  • Key Topics

    • Sorting and convolution operators, Handshake Master/Slave, Skid Buffer, Synchronous/Asynchronous FIFO, CSR/APB Slave, SPI/I2C Master, VGA signal generation, FIR, SerDes, etc.

We recommend this to the following people.

1⃣ Those who aim to change jobs or get hired for circuit design roles at large corporations or foreign semiconductor companies

2⃣ Those who have repeatedly faced failure in coding tests due to being stuck on high-difficulty problems (communication, memory control, etc.)

3⃣ Those who have mastered the basics of Verilog but feel overwhelmed by designing practical architectures such as AMBA protocols or FIFOs

4⃣ Those who have completed 'Design Self-Study: Verilog Master Season 1' and want to break through their own limits

After taking this course,

1⃣ You will develop a solid design logic that prevents you from feeling flustered, even when faced with high-pressure interviews or complex coding test problems.

2⃣ Beyond simply making the code run, you will be able to create optimized designs that consider timing and hardware architecture.

3⃣ From your very first day on the job, you will be transformed into a ready-to-work engineer capable of proactively analyzing and designing IPs.



Lastly,

This is the final season of the long and arduous journey to becoming a Verilog master.

Beyond the barrier of coding tests, I look forward to the day we sit across from each other as great colleagues to discuss technology in the field.


I am confident that this course, which pours in all of ETA's know-how, will be a powerful turning point in your career.

I sincerely support your successful career move and acceptance.


See you in the field 👋

🎁 Additional Event Information

We are offering discount coupons to members of the Self-Study Design community!

Join the Design Self-Study community and receive a discount coupon! Join Link (Click)

Recommended for
these people

Who is this course right for?

  • Those who earnestly desire to find a job or change careers to a circuit design (RTL) position at foreign-owned companies or large domestic corporations.

  • Those who have the basics of Verilog but feel overwhelmed by complex, professional-level communication protocols or architecture design.

  • Those who repeatedly fail actual coding tests or wish to push their design skills to the limit with high-difficulty problems.

Need to know before starting?

  • Completion of Design Self-Study's Verilog Master Season 1 (or equivalent knowledge of Verilog syntax and RTL design)

  • Overall understanding of digital logic circuits and computer architecture

Hello
This is semisgdh

Inflearn Verified

4,375

Learners

381

Reviews

1,316

Answers

5.0

Rating

6

Courses

Hello. I am Matbi from Design Self-Study.

Current) I am designing HW IPs at a Global Top5 Fabless company.

I am creating "real-world semiconductor design lectures" that have never existed before and will be helpful in your professional career.

Design Self-Study Roadmap and improve your skills together.

I am running the Design Self-Study Community to communicate with all of you.

(Join the community and receive a 15% discount coupon.)

Let's enjoy studying and grow together!

More

Co-instructor

Curriculum

All

41 lectures ∙ (10hr 38min)

Course Materials:

Lecture resources
Published: 
Last updated: 

Reviews

Not enough reviews.
Please write a valuable review that helps everyone!

semisgdh's other courses

Check out other courses by the instructor!

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

$191.40

Basic / Verilog HDL, FPGA, Embedded

5.0

(176)

1,700+
Update
Update

Let's gain basic knowledge and experience in non-memory semiconductor design using Verilog HDL with industry professionals.

Basic

Basic

Verilog HDL, FPGA, Embedded

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)Course Thumbnail

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

semisgdh

$191.40

Basic / Verilog HDL, FPGA, Embedded

5.0

(176)

1,700+
Update
Update
Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(45)

700+

Study the basics of AI hardware with Matbi. As a non-memory design expert, it contains essential knowledge for designing good AI HW.

Intermediate

Intermediate

Verilog HDL, FPGA, CNN

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)Course Thumbnail

Design Self-study Taste's Bible for Practical AI HW Design, Complete Conquest of CNN Operations (Accelerator Practice Using Verilog HDL + FPGA)

semisgdh

$254.10

Intermediate / Verilog HDL, FPGA, CNN, Embedded

5.0

(45)

700+
Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+

With Seolgye Dokhak Matbi! Let's build fundamental knowledge of FPGA and gain experience in HW accelerator design.

Intermediate

Intermediate

FPGA, Embedded

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)Course Thumbnail

Design Self-Study Matbi's Practical HW Accelerator Design Using FPGA (From LED Control to Fully Connected Layer Accelerator Design)

semisgdh

$228.80

Intermediate / FPGA, Embedded

5.0

(96)

1,200+
Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)Course Thumbnail

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

semisgdh

$212.30

Basic / Verilog HDL, system-verilog

4.9

(13)

Update
Update

It's time to put your design skills to the test. The most important language in semiconductor circuit design is Verilog. Self-diagnose your Verilog proficiency by solving actual problems that have appeared in circuit design interviews both domestically and abroad. Verilog coding tests are no longer an option—they are a necessity. Don't miss out on practical tips from ETA, who started at a regional university and successfully landed a job at a foreign semiconductor company.

Basic

Basic

Verilog HDL, system-verilog

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)Course Thumbnail

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

semisgdh

$212.30

Basic / Verilog HDL, system-verilog

4.9

(13)

Update
Update
Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+

Let's gain experience in designing AMBA AXI4, the foundation of SoC Bus, and VIP verification using Verilog HDL with Design Self-Study!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+

Similar courses

Explore other courses in the same field!

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)Course Thumbnail

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

semisgdh

$212.30

Basic / Verilog HDL, system-verilog

4.9

(13)

Update
Update

It's time to put your design skills to the test. The most important language in semiconductor circuit design is Verilog. Self-diagnose your Verilog proficiency by solving actual problems that have appeared in circuit design interviews both domestically and abroad. Verilog coding tests are no longer an option—they are a necessity. Don't miss out on practical tips from ETA, who started at a regional university and successfully landed a job at a foreign semiconductor company.

Basic

Basic

Verilog HDL, system-verilog

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)Course Thumbnail

Seolgye-Dokhak's Verilog Master Season 1 (A Career Leap for Digital Design Engineers Completed with Practical Coding Test Problems)

semisgdh

$212.30

Basic / Verilog HDL, system-verilog

4.9

(13)

Update
Update
Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+

Let's gain experience in designing AMBA AXI4, the foundation of SoC Bus, and VIP verification using Verilog HDL with Design Self-Study!

Intermediate

Intermediate

Verilog HDL, FPGA, amba

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)Course Thumbnail

Design Self-Study Matbi's Practical Verilog HDL Season 2 (Mastering AMBA AXI4)

semisgdh

$297.00

Intermediate / Verilog HDL, FPGA, amba, Embedded

4.9

(51)

500+
Digital and Analog Design and Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design and Practical Projects for Circuit Design Beginners

samcoach

$77.00

Basic / Verilog HDL, FPGA, amp, circuit

4.9

(53)

400+
Active Replies
Active Replies

Digital/Analog circuit design basics and practical applications shared by a current Samsung Electronics employee! Get everything from a circuit design glossary and tips on choosing a specific sub-role to strategies for job interviews!

Basic

Basic

Verilog HDL, FPGA, amp

Digital and Analog Design and Practical Projects for Circuit Design BeginnersCourse Thumbnail

Digital and Analog Design and Practical Projects for Circuit Design Beginners

samcoach

$77.00

Basic / Verilog HDL, FPGA, amp, circuit

4.9

(53)

400+
Active Replies
Active Replies
Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

This lecture implements a DDR Memory Arbiter.

Basic

Basic

Verilog HDL, FPGA

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (HIL-A35T)

alex

$84.70

Basic / Verilog HDL, FPGA

Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

In this course, students will learn how to implement Verilog using the Zynq board.

Basic

Basic

Verilog HDL, FPGA, zynq

Verilog FPGA Program 1 (Zynq mini 7020)Course Thumbnail

Verilog FPGA Program 1 (Zynq mini 7020)

alex

$84.70

Basic / Verilog HDL, FPGA, zynq

5.0

(4)

Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission
Mission

UART is the most basic and widely utilized serial communication method, making it a very suitable learning topic for beginners new to FPGA design. In this course, we will thoroughly understand the communication principles and frame structure of UART, and based on this, we will proceed with directly implementing transmit/receive logic through RTL (Register Transfer Level) design. By implementing UART on an FPGA, you can systematically develop your digital circuit design skills and gain experience verifying its operation at the actual hardware level through simulation and verification. Furthermore, by learning the method utilizing the MicroBlaze soft processor and Xilinx UART IP, you will gain a broad understanding of processor-based system design flow and interface configuration. This will enable you to acquire comprehensive development capabilities encompassing both logic design and processor design.

Basic

Basic

FPGA, system-verilog, uart

Implementing UART on FPGACourse Thumbnail

Implementing UART on FPGA

EasyFPGA

$22.00

Basic / FPGA, system-verilog, uart, vivado

5.0

(3)

Mission
Mission
Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(3)

This lecture implements DDR Memory Arbiter.

Basic

Basic

FPGA, Verilog HDL

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)Course Thumbnail

Verilog FPGA Program 6 - DDR Arbiter (Arty A7-35T)

alex

$84.70

Basic / FPGA, Verilog HDL

5.0

(3)

Limited time deal

$192,500.00

30%

$212.30