
ããžã¿ã«åè·¯
aisw
ç¡æ
åçŽ / Python, Verilog HDL, FPGA, rtl
ããžã¿ã«åè·¯ã®åºæ¬ã§ããããŒã«è«çãè«çã²ãŒããåè·¯ã®ç°¡ç¥åãç¶æ ãã·ã³ãã¬ãžã¹ã¿è»¢éã¬ãã«èšèšãªã©ãåŠç¿ããããŸããVerilogãçšããèšèšææ³ãåŠç¿ããã
åçŽ
Python, Verilog HDL, FPGA















