강의

멘토링

로드맵

Review 1

Average rating 5.0

Completed 100% of course

I learned the basics of H/W design using Verilog and what direction to study. Thank you.

semisgdh님의 프로필 이미지
semisgdh
Instructor

Thank you for your class review, Joshua :) I think this is a lecture that covers the basics of the basics. There is still a long way to go (including me), but if you work hard with a positive mindset that learning a lot will give you competitiveness, I believe good things will happen. Enjoy the class!

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory) thumbnail
semisgdh

·

43 lectures

·

1,644 students

View Sale
Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory) thumbnail
semisgdh

·

43 lectures

·

1,644 students