[2-Week Synthesis Practice Challenge, Cohort 9] RTL Synthesis in a Real-World Environment (Synopsys Design Compiler)

Recruitment period: 2026-09-07 ~ 2026-09-21 Course period: 2026-09-22 ~ 2026-10-05 Content: Practice the process of converting RTL-level digital circuit design code described in HDL into logic gates