Verilog FPGA Program 2 (MicroBlaze, Arty A7-35T)
This is about implementing MicroBlaze in Xilinx FPGA.
(5.0) 5 reviews
194 learners
Level Basic
Course period Unlimited
FPGA
FPGA
MicroBlaze
MicroBlaze
Verilog HDL
Verilog HDL
FPGA
FPGA
MicroBlaze
MicroBlaze
Verilog HDL
Verilog HDL
Microblaze Update (v1.5)
MicroBlaze tutorial has been updated (v1.5).
Chapters 10-11 have been newly added.
In Chapter 10, we implement the Block Memory Interface that is provided by default in Block Design.
In Chapter 11, we implement the Block Memory Interface by adding Block Memory in the user logic. By applying this, we implement the User Logic Register Map and implement an example of controlling the frequency and duty of the pwm.
Those who have already purchased it can download it from the data room.
thank you
Comment