inflearn logo

Design Self-Study Tastebi's Practical Verilog HDL Season 1 (From Clock to Internal Memory)

Let's gain basic knowledge and experience in non-memory semiconductor design using Verilog HDL with industry professionals.

(5.0) 168 reviews

1,724 learners

Level Basic

Course period Unlimited

Verilog HDL
Verilog HDL
FPGA
FPGA
Embedded
Embedded
Verilog HDL
Verilog HDL
FPGA
FPGA
Embedded
Embedded

News

6 articles

  • semisgdh님의 프로필 이미지

    It's time to have your design skills evaluated.

    Self-Study Design Verilog Master Season1 course has been 100% completed.

    Please download the practice code again. (File name: SGDH_Verilog_Master_S1_Lecture_100%.zip)

    Although it's said that employment is difficult due to AI advancement, the foundation of it all is your own skills.

    You just need to build knowledge and know-how that AI cannot do or is unable to do.

    Let's study together with Eta's know-how, who went from a bachelor's degree graduate through government-funded training → small and medium enterprises → large corporations → foreign companies, and enjoy a wise design life together.

    Thank you.

    Self-taught design taste dream.

    image.png

    0
  • semisgdh님의 프로필 이미지

    Hello. This is Masbi from Design Self-Study.

    Finally, the
    📘Verilog Master Season 1course that many of you have been waiting for is now open!

    This course is not just a simple grammar explanation,
    but a practical-focused course where you can solve problems that were actually given in interviews and coding tests
    to check your digital design skills yourself and even develop practical intuition.


    🧩This course is recommended for these people.

    • Circuit design coding test preparation for majors / job seekers

    • Graduate student who wants to learn RTL design through hands-on practice

    • Engineers who want to organize Verilog to a professional level

    • SystemVerilog beginner who wants to implement even Testbenches


    🧠Course Features Summary

    • Contains over 40 practical Verilog design problems

    • Interview-based questions, practical problems applicable to real work

    • Problem Introduction → Solution Time → Explanation → Waveform → Schematic Review

    • Content directly created, reviewed, and edited by ETA and Matbi


    🗂Structure Guide

    • Level 0: Basic concept problems including gates, Karnaugh maps, FSM, etc.

    • Level 1: Practical interview preparation problems including ALU, interrupts, pipelines, etc.

    • Problems will continue to be updated regularly in the future.

    This is the time when there are the fewest issues and you can take the course at the most affordable price.
    After enrollment, it will operate with unlimited access and Q&A.


    Now it's your turn to
    directly verify and prove your Verilog skills.

    Verilog is not an option, but a necessity.
    Build both your foundation and practical skills with Season1,
    and let's grow together in the upcoming Season2(Level 2~3).

    I'll see you in the lecture.
    Thank you.
    — From ETA & Matbi

    0
  • semisgdh님의 프로필 이미지

    Hello, design family!

    The course period for Verilog HDL S2 has been changed from "1 year" to "unlimited" (excluding existing B2B payments due to policy).

    I sincerely thank you for trusting me and taking my class.

    I don't know when I'll retire... 😭😭 (I'm still young)

    Until then, we will do our best to provide unlimited access to classes and Q&A.

    Thank you!! Raw milk!!

    image.png

    3
  • semisgdh님의 프로필 이미지

    hello!!

    I have added an example that allows you to easily view the Verilog Code you designed as a schematic.

    image.png

     

    (Appendix) I added it for your reference.

    Then enjoy it 🙂

    image.png

     

    0
  • semisgdh님의 프로필 이미지

    Edited

    Please refer to the link below and let's study together.

    https://blog.naver.com/semisgdh/222888630127

     

    Show off your study log by leaving a comment on Matbi Blog.

    How about letting it go a little? It's important to let it go together. Leave it without shame.

     

    For example, the following form:

    <Date> <ID that you can recognize> <Current solution number/total number of questions>

    <Additional words>

    220930 Design Self-study Taste (22/182)

    What I want to say: Matbi's three-day resolution

     

    image

    Have fun :)

    2
  • semisgdh님의 프로필 이미지

    Hello! Design family, this is Matbi :)

    Okay? As you know, I'm sure you all know that the installation videos are the hardest.

    I am truly sorry to those of you who have overcome this process and are studying, and I would like to express my sincere gratitude.

    In order to install smoothly using the Big Data accumulated through your blood, sweat, and tears, I found out that the following parts need to be modified.

    1. Instead of GUI installation, you need to do Command Line installation.

    2. When modifying the install_config.txt file, you need to turn off not only the installation path, but also the option at the very bottom. (This is the 99% chance, it takes too long ㅠ.ㅠ)

    EnableDiskUsageOptimization=1 (default: on)

    This

    EnableDiskUsageOptimization=0 (change to off)

     

    We will continue to evolve into a taste that continues to evolve.

    Take care of your health and have fun :)

    0

$191.40