강의

N
챌린지

멘토링

N
클립

로드맵

Hardware

/

Semiconductor

Verilog FPGA Program 3 (DDR Controller, Arty A7-35T)

Through this lecture, you will be able to implement a DDR controller using FPGA.

(5.0) 7 reviews

126 learners

Level Intermediate

Course period Unlimited

verilog
verilog
FPGA
FPGA
verilog
verilog
FPGA
FPGA
News list
ihil님의 프로필 이미지
ihil

Lecture Update (v2.2)

hello.

The DDR Controller tutorial has been updated.
Please download it from the data room.

Update Contents

  • Spartan6 DDR Controller Implementation

  • Using ISE 14.7

If you have studied this content, you will have a near-complete understanding of DDR Memory Controller.

thank you

Comment