강의

멘토링

로드맵

Verilog FPGA Program 3 (DDR Controller)

Through this lecture, you can implement a DDR Controller using FPGA.

(5.0) 7 reviews

126 learners

Level Intermediate

Course period Unlimited

FPGA
FPGA
verilog
verilog
FPGA
FPGA
verilog
verilog

Lecture Update (v2.2)

hello.

The DDR Controller tutorial has been updated.
Please download it from the data room.

Update Contents

  • Spartan6 DDR Controller Implementation

  • Using ISE 14.7

If you have studied this content, you will have a near-complete understanding of DDR Memory Controller.

thank you

Comment