xo's honest review, Basic SystemVerilog Testbench (Circuit Design Verification) course

This was a lecture where I could review the basics of SystemVerilog that I already knew, while also discovering parts I hadn't known before.

0