I think this is a lecture with content that's not easily accessible elsewhere.
It was great to have detailed content on topics like test coverage, how to set up actual environments, and what to do if tools aren't available.
It was a good lecture that came at just the right time when I was considering switching my career from Verilog design to SystemVerilog verification.

rlaalswo8132670

You will learn the basic syntax of SystemVerilog and testbench design techniques using SystemVerilog classes.
Additionally, you can experience and learn the complete basic cycle of hardware circuit design verification by utilizing VCS, an EDA Tool from Synopsys used in the industry.

Related search terms
SystemVerilog, SystemVerilog, SystemVerilog, Verilog, Verilog, Verilog, SOC, circuit design, circuit verification, verification, Verification, chip design, chip verification, Samsung Electronics, Hynix, new employee training, in-house training, Synopsys, VCS, semiconductor, employment, career, fabless

metaencorehr

Basic SystemVerilog Testbench (Circuit Design Verification)

Dear Minjae Kim,
Thank you for your course review.
I hope it was very helpful to you.

검증

회로설계

회로검증

시스템베릴로그

MetaEncore

Veri-Fun

입문

초급

중급이상

베릴로그 HDL

Verilog HDL

system-verilog

verification

system-verilog-dpi

Course Overview and Environment Description

SystemVerilog Testbench Structure

SystemVerilog Language Basics for Verification

SystemVerilog Class for Verification

Concurrency 와 Inter-thread Communication

Functional Coverage