martin's honest review, Basic SystemVerilog Testbench (Circuit Design Verification) course

The theory and practice were well-balanced, so I could listen without getting too bored. Personally, the curriculum is clean and detailed to the point where just a little more effort would be enough, so it would be good for complete beginners to approach, and it seems like it would be a satisfying lecture for those who are relearning knowledge as well. I briefly looked at SystemVerilog and became interested in verification, Since it's a hot field and job role recently, I think if you're interested, you should definitely take this course as it will be really helpful in the job market in the future.

5