Verilog FPGA Program 1 (Arty A7-35T)

MicroBlaze tutorial has been updated (v1.5).

​Chapters 10-11 have been newly added.

• In Chapter 10, we implement the Block Memory Interface that is provided by default in Block Design.

• In Chapter 11, we implement the Block Memory Interface by adding Block Memory in the user logic. By applying this, we implement the User Logic Register Map and implement an example of controlling the frequency and duty of the pwm.

Those who have already purchased it can download it from the data room.

thank you