It seems like a great lecture. However, it would be nice if the lecture materials were available for download.

ghdrlqls116797

Through this course, you will understand the UVM Class library and learn testbench design techniques using UVM.

metaencorehr

Basic UVM Testbench (Circuit Design Verification)

Dear @ghdrlqls11, 
Thank you so much for your course review. 
Regarding the lecture materials, we are very sorry as it is due to our policy. 
We will look for ways to see if there is any room for improvement.

실습 중심

회로검증

디지털회로

system-verilog

MetaEncore

입문

초급

중급이상

베릴로그 HDL

Verilog HDL

Lecture Overview and Environment Setup

A Review of SystemVerilog OOP

UVM Testbench Structure Overview

Understanding UVM Phasing

Utilizing UVM Transactions

Utilizing UVM Sequences

Understanding UVM Configuration and Factory

Understanding UVM Component Communication

Writing UVM Scoreboard and Coverage