somisomisomsomi's honest review, Basic UVM Testbench (Circuit Design Verification) course
Reviews 3
Average rating 5
I listened to this because I wondered if there would be any overlap with the previous SystemVerilog lecture, and it was great because the content went further and included additional explanations. I think it's a good way to build a foundation in UVM.
1
Dear Monkey Allergy Banana, Thank you for the great review. I hope this helps you with your work.
0