I listened to this because I wondered if there would be any overlap with the previous SystemVerilog lecture, and it was great because the content went further and included additional explanations. I think it's a good way to build a foundation in UVM.

somisomisomsomi

Through this course, you will understand the UVM Class library and learn testbench design techniques using UVM.

metaencorehr

Basic UVM Testbench (Circuit Design Verification)

Dear Monkey Allergy Banana, 

Thank you for the great review. I hope this helps you with your work.

실습 중심

회로검증

디지털회로

system-verilog

MetaEncore

입문

초급

중급이상

베릴로그 HDL

Verilog HDL

Lecture Overview and Environment Setup

A Review of SystemVerilog OOP

UVM Testbench Structure Overview

Understanding UVM Phasing

Utilizing UVM Transactions

Utilizing UVM Sequences

Understanding UVM Configuration and Factory

Understanding UVM Component Communication

Writing UVM Scoreboard and Coverage